Mikan, JR.; Donald George
Patent Applications and Registrations
Patent applications and USPTO patent grants for Mikan, JR.; Donald George.The latest application filed is for "memory cell employing reduced voltage".
- Mikan, JR.; Donald George - Austin TX
| Patent | Date |
|---|---|
| Memory Cell Employing Reduced Voltage App 20130003471 - Mikan, JR.; Donald George ; et al. | 2013-01-03 |
| Memory cell employing reduced voltage Grant 8,248,867 - Mikan, Jr. , et al. August 21, 2 | 2012-08-21 |
| Memory Cell Employing Reduced Voltage App 20110069565 - Mikan, JR.; Donald George ; et al. | 2011-03-24 |
| Memory cell employing reduced voltage Grant 7,864,600 - Mikan, Jr. , et al. January 4, 2 | 2011-01-04 |
| Memory cell having improved write stability Grant 7,660,150 - Mikan, Jr. , et al. February 9, 2 | 2010-02-09 |
| Memory Cell Employing Reduced Voltage App 20090316500 - Mikan, JR.; Donald George ; et al. | 2009-12-24 |
| Memory Cell Having Improved Write Stability App 20090168496 - Mikan, JR.; Donald George ; et al. | 2009-07-02 |
| Method for skipping a latch in timing-sensitive dynamic circuits of a multi-clocked system with unspecific underlap requirement Grant 6,737,888 - Lattimore , et al. May 18, 2 | 2004-05-18 |
| Dynamic logic circuit with beta controllable noise margin Grant 6,667,637 - Mikan, Jr. December 23, 2 | 2003-12-23 |
| High gain local clock buffer for a mesh clock distribution utilizing a gain enhanced split driver clock buffer Grant 6,532,544 - Masleid , et al. March 11, 2 | 2003-03-11 |
| Circuit driver on SOI for merged logic and memory circuits Grant 6,157,216 - Lattimore , et al. December 5, 2 | 2000-12-05 |
| Edge triggered latch Grant 6,111,444 - Mikan, Jr. , et al. August 29, 2 | 2000-08-29 |
| Skewed memory cell apparatus and method Grant 5,901,079 - Chiu , et al. May 4, 1 | 1999-05-04 |
| Latch structure for ripple domino logic Grant 5,896,046 - Bjorksten , et al. April 20, 1 | 1999-04-20 |
| Apparatus and method for selecting entries from an array Grant 5,754,885 - Cheong , et al. May 19, 1 | 1998-05-19 |
| Comparator circuit using two bit to four bit encoder Grant 5,668,525 - Chiu , et al. September 16, 1 | 1997-09-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 