Mesh; Alexander

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mesh; Alexander.The latest application filed is for "managing execution of computer operations with non-competing computer resource requirements".

Company Profile

1.6.8

Mesh; Alexander - Haifa IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Instructions controlling access to shared registers of a multi-threaded processor Grant 11,080,064 - Biran , et al. August 3, 2	2021-08-03
Instructions controlling access to shared registers of a multi-threaded processor Grant 11,061,680 - Biran , et al. July 13, 2	2021-07-13
Managing execution of computer operations with non-competing computer resource requirements Grant 10,310,909 - Benjamini , et al.	2019-06-04
Processing commands in a directory-based computer memory management system Grant 10,042,764 - Bar-Joshua , et al. August 7, 2	2018-08-07
Managing Execution Of Computer Operations With Non-competing Computer Resource Requirements App 20180074850 - BENJAMINI; Yiftach ; et al.	2018-03-15
Processing Commands In A Directory-based Computer Memory Management System App 20170371788 - Bar-Joshua; Michael ; et al.	2017-12-28
Instructions Controlling Access To Shared Registers Of A Multi-threaded Processor App 20160117170 - Biran; Giora ; et al.	2016-04-28
Instructions Controlling Access To Shared Registers Of A Multi-threaded Processor App 20160117169 - Biran; Giora ; et al.	2016-04-28
Fast path memory read request processing in a multi-level memory architecture Grant 7,500,062 - Beukema , et al. March 3, 2	2009-03-03
Method for dynamic management of TCP reassembly buffers Grant 7,496,108 - Biran , et al. February 24, 2	2009-02-24
Method Circuit and System for Data Flow Control App 20080247316 - Bar-Joshua; Michael ; et al.	2008-10-09
Fast path memory read request processing in a multi-level memory architecture App 20070113019 - Beukema; Bruce Leroy ; et al.	2007-05-17
Software debug support for cache flush with access to external data location(s) through debug port App 20070006042 - Beukema; Bruce L. ; et al.	2007-01-04
Dynamic management of TCP reassembly buffers App 20050147100 - Biran, Giora ; et al.	2005-07-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.