Merrell; Quinn W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Merrell; Quinn W..The latest application filed is for "parallel deflate decoding method and apparatus".

Company Profile

0.10.7

Merrell; Quinn W. - Phoenix AZ
Merrell; Quinn W. - Fort Collins CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Parallel deflate decoding method and apparatus Grant 9,697,899 - Mosur , et al. July 4, 2	2017-07-04
Parallel Deflate Decoding Method And Apparatus App 20170178729 - MOSUR; Lokpraveen B. ; et al.	2017-06-22
Parallel apparatus for high-speed, highly compressed LZ77 tokenization and Huffman encoding for deflate compression Grant 8,766,827 - Milne , et al. July 1, 2	2014-07-01
Compression producing output exhibiting compression ratio that is at least equal to desired compression ratio Grant 8,373,583 - Mosur , et al. February 12, 2	2013-02-12
Compression Producing Output Exhibiting Compression Ratio That Is At Least Equal To Desired Compression Ratio App 20120262312 - Mosur; Lokpraveen B. ; et al.	2012-10-18
Method and apparatus for providing a low power mode for a processor while maintaining snoop throughput Grant 7,694,080 - Merrell , et al. April 6, 2	2010-04-06
Microprocessor design support for computer system and platform validation Grant 7,487,398 - Abdo , et al. February 3, 2	2009-02-03
Mechanism handling race conditions in FRC-enabled processors Grant 7,194,671 - Tu , et al. March 20, 2	2007-03-20
Transfer of cache lines on-chip between processing cores in a multi-core system Grant 7,120,755 - Jamil , et al. October 10, 2	2006-10-10
Method and apparatus for providing a low power mode for a processor while maintaining snoop throughput App 20060143409 - Merrell; Quinn W. ; et al.	2006-06-29
Dirty line hint array for cache flushing App 20060143397 - O'Bleness; R. Frank ; et al.	2006-06-29
Microprocessor design support for computer system and platform validation App 20060107120 - Abdo; Ayman G. ; et al.	2006-05-18
Microprocessor design support for computer system and platform validation Grant 7,032,134 - Abdo , et al. April 18, 2	2006-04-18
Transfer of cache lines on-chip between processing cores in a multi-core system App 20030126365 - Jamil, Sujat ; et al.	2003-07-03
Mechanism handling race conditions in FRC-enabled processors App 20030126142 - Tu, Steven J. ; et al.	2003-07-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.