loadpatents
name:-0.0043458938598633
name:-0.0085082054138184
name:-0.00067782402038574
Mericas; Alex E. Patent Filings

Mericas; Alex E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mericas; Alex E..The latest application filed is for "ineffective prefetch determination and latency optimization".

Company Profile
0.7.4
  • Mericas; Alex E. - Austin TX US
  • Mericas; Alex E - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Ineffective prefetch determination and latency optimization
Grant 8,949,579 - Dooley , et al. February 3, 2
2015-02-03
Ineffective Prefetch Determination And Latency Optimization
App 20120084511 - Dooley; Miles R. ;   et al.
2012-04-05
Performance monitor unit for sampling all performance events generated by a processor
Grant 8,055,473 - Mericas November 8, 2
2011-11-08
Method and apparatus for evaluating integrated circuit design performance using basic block vectors, cycles per instruction (CPI) information and microarchitecture dependent information
Grant 8,010,334 - Bell , et al. August 30, 2
2011-08-30
Performance Monitor Unit for Sampling all Performance Events Generated by a Processor
App 20090276185 - Mericas; Alex E.
2009-11-05
Method in a performance monitor for sampling all performance events generated by a processor
Grant 7,548,832 - Mericas June 16, 2
2009-06-16
Method, Apparatus, and Computer Program Product in a Performance Monitor for Sampling All Performance Events Generated by a Processor
App 20070245172 - Mericas; Alex E.
2007-10-18
Method, apparatus, and computer program product in a performance monitor for sampling all performance events generated by a processor
Grant 7,200,522 - Mericas April 3, 2
2007-04-03
Method, apparatus, and computer program product in a performance monitor for sampling all performance events generated by a processor
App 20060167658 - Mericas; Alex E.
2006-07-27
Method system and apparatus for instruction execution tracing with out of order processors
Grant 6,681,321 - Dale , et al. January 20, 2
2004-01-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed