Patent | Date |
---|
Multi-threading techniques for a processor utilizing a replay queue Grant 7,219,349 - Merchant , et al. May 15, 2 | 2007-05-15 |
Processor with a replay system that includes a replay queue for improved throughput Grant 7,200,737 - Merchant , et al. April 3, 2 | 2007-04-03 |
Interface to a memory system for a processor having a replay system Grant 7,089,409 - Merchant , et al. August 8, 2 | 2006-08-08 |
Storing of instructions relating to a stalled thread Grant 6,792,446 - Merchant , et al. September 14, 2 | 2004-09-14 |
Multi-threading techniques for a processor utilizing a replay queue App 20040172523 - Merchant, Amit A. ;   et al. | 2004-09-02 |
Processor including replay queue to break livelocks Grant 6,785,803 - Merchant , et al. August 31, 2 | 2004-08-31 |
Interface to a memory system for a processor having a replay system App 20040083351 - Merchant, Amit A. ;   et al. | 2004-04-29 |
Interface to a memory system for a processor having a replay system Grant 6,665,792 - Merchant , et al. December 16, 2 | 2003-12-16 |
Multi-threading techniques for a processor utilizing a replay queue App 20020091914 - Merchant, Amit A. ;   et al. | 2002-07-11 |
Multi-threading for a processor utilizing a replay queue Grant 6,385,715 - Merchant , et al. May 7, 2 | 2002-05-07 |
Scheduling operations using a dependency matrix Grant 6,334,182 - Merchant , et al. December 25, 2 | 2001-12-25 |
Computer processor having a checker Grant 6,212,626 - Merchant , et al. April 3, 2 | 2001-04-03 |
Computer processor with a replay system Grant 6,163,838 - Merchant , et al. December 19, 2 | 2000-12-19 |
Computer processor with a replay system having a plurality of checkers Grant 6,094,717 - Merchant , et al. July 25, 2 | 2000-07-25 |
Method and apparatus for supporting read, write, and invalidation operations to memory which maintain cache consistency Grant 5,909,699 - Sarangdhar , et al. June 1, 1 | 1999-06-01 |
Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests Grant 5,893,151 - Merchant April 6, 1 | 1999-04-06 |
Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests Grant 5,890,200 - Merchant March 30, 1 | 1999-03-30 |
Method and apparatus for self-snooping a bus during a boundary transaction Grant 5,797,026 - Rhodehamel , et al. August 18, 1 | 1998-08-18 |
Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests Grant 5,778,438 - Merchant July 7, 1 | 1998-07-07 |
Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests Grant 5,737,758 - Merchant April 7, 1 | 1998-04-07 |
Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests Grant 5,737,759 - Merchant April 7, 1 | 1998-04-07 |
Method and apparatus for supporting read, write, and invalidation operations to memory which maintain cache consistency Grant 5,572,702 - Sarangdhar , et al. November 5, 1 | 1996-11-05 |