loadpatents
name:-0.011898040771484
name:-0.01746392250061
name:-0.0025808811187744
Merchant; Amit Patent Filings

Merchant; Amit

Patent Applications and Registrations

Patent applications and USPTO patent grants for Merchant; Amit.The latest application filed is for "preventing deployment failures of information technology workloads".

Company Profile
2.17.9
  • Merchant; Amit - Bangalore IN
  • Merchant; Amit - Portland OR
  • Merchant; Amit - Citrus Heights CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Preventing deployment failures of information technology workloads
Grant 11,307,902 - Venkitachalam , et al. April 19, 2
2022-04-19
Preventing Deployment Failures Of Information Technology Workloads
App 20220100564 - Venkitachalam; Hariharan N. ;   et al.
2022-03-31
Auto incorporation of new components into a hierarchical network
Grant 9,178,939 - Merchant , et al. November 3, 2
2015-11-03
Auto incorporation of new components into a hierarchical network
Grant 9,178,770 - Merchant , et al. November 3, 2
2015-11-03
Auto Incorporation Of New Components Into A Hierarchial Network
App 20150180720 - Merchant; Amit ;   et al.
2015-06-25
Auto Incorporation Of New Components Into A Hierarchial Network
App 20150178520 - Merchant; Amit ;   et al.
2015-06-25
Optimizing system throughput by automatically altering thread co-execution based on operating system directives
Grant 8,898,435 - Merchant , et al. November 25, 2
2014-11-25
Optimizing system throughput by automatically altering thread co-execution based on operating system directives
Grant 8,898,434 - Merchant , et al. November 25, 2
2014-11-25
Optimizing System Throughput By Automatically Altering Thread Co-Execution Based On Operating System Directives
App 20140089637 - Merchant; Amit ;   et al.
2014-03-27
Optimizing System Throughput By Automatically Altering Thread Co-Execution Based On Operating System Directives
App 20130124826 - Merchant; Amit ;   et al.
2013-05-16
Alteration of functional unit partitioning scheme in multithreaded processor based upon thread statuses
Grant 7,366,879 - Rodgers , et al. April 29, 2
2008-04-29
Method and apparatus for processing an event occurrence within a multithreaded processor
Grant 7,353,370 - Rodgers , et al. April 1, 2
2008-04-01
Method and apparatus for processing an event occurrence for a least one thread within a multithreaded processor
Grant 7,039,794 - Rodgers , et al. May 2, 2
2006-05-02
Method and apparatus for processing an event occurrence within a multithreaded processor
App 20050132376 - Rodgers, Dion ;   et al.
2005-06-16
Method and apparatus for entering and exiting multiple threads within a multithreaded processor
Grant 6,889,319 - Rodgers , et al. May 3, 2
2005-05-03
Method and apparatus for entering and exiting multiple threads within a mutlithreaded processor
App 20050038980 - Rodgers, Dion ;   et al.
2005-02-17
Method and apparatus to monitor the performance of a processor
Grant 6,772,322 - Merchant , et al. August 3, 2
2004-08-03
Method and apparatus for processing an event occurrence for at least one thread within a multithreaded processor
App 20030061258 - Rodgers, Dion ;   et al.
2003-03-27
Method and apparatus for snoop stretching using signals that convey snoop results
Grant 5,572,703 - MacWilliams , et al. November 5, 1
1996-11-05
Method for preconditioning a nonvolatile memory array
Grant 5,537,357 - Merchant , et al. July 16, 1
1996-07-16
Method and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancy
Grant 5,377,147 - Merchant , et al. December 27, 1
1994-12-27
Method and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancy
Grant 5,347,489 - Merchant , et al. September 13, 1
1994-09-13
Method and circuitry for erasing a nonvolatile semiconductor memory incorporating row redundancy
Grant 5,327,383 - Merchant , et al. July 5, 1
1994-07-05
Method of repairing overerased cells in a flash memory
Grant 5,237,535 - Mielke , et al. August 17, 1
1993-08-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed