Mensch, Jr.; William D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mensch, Jr.; William D..The latest application filed is for "power management and program execution location management system for cmos microcomputer".

Company Profile

0.16.0

Mensch, Jr.; William D. - Mesa AZ
Mensch, Jr.; William D. - Norristown PA
Mensch, Jr.; William D. - Norriston PA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Power management and program execution location management system for CMOS microcomputer Grant 6,052,792 - Mensch, Jr. April 18, 2	2000-04-18
Method of operating microcomputer to minimize power dissipation while accessing slow memory Grant 5,737,613 - Mensch, Jr. April 7, 1	1998-04-07
Topography for CMOS microcomputer Grant 5,438,681 - Mensch, Jr. August 1, 1	1995-08-01
Topography of CMOS microcomputer integrated circuit chip including core processor and memory, priority, and I/O interface circuitry coupled thereto Grant 5,123,107 - Mensch, Jr. June 16, 1	1992-06-16
Abort circuitry for microprocessor Grant 5,097,413 - Mensch, Jr. March 17, 1	1992-03-17
Method and circuitry for causing sixteen bit microprocessor to execute eight bit op codes to produce either internal sixteen bit operation or internal eight bit operation in accordance with an emulation bit Grant 4,876,639 - Mensch, Jr. October 24, 1	1989-10-24
Topography for sixteen bit CMOS microprocessor with eight bit emulation and abort capability Grant 4,739,475 - Mensch, Jr. April 19, 1	1988-04-19
Topography of integrated circuit CMOS microprocessor chip Grant 4,652,992 - Mensch, Jr. March 24, 1	1987-03-24
Digital data processing system with interface adaptor having programmable, monitorable control register therein Grant 4,263,650 - Bennett , et al. April 21, 1	1981-04-21
Interface adaptor architecture Grant 4,218,740 - Bennett , et al. August 19, 1	1980-08-19
Interval timer arrangement in a microprocessor system Grant 4,099,232 - Mensch, Jr. July 4, 1	1978-07-04
Valid memory address enable system for a microprocessor system Grant 4,087,855 - Bennett , et al. May 2, 1	1978-05-02
Interrupt system for microprocessor system Grant 4,086,627 - Bennett , et al. April 25, 1	1978-04-25
Master slave registers for interface adaptor Grant 4,020,472 - Bennett , et al. April 26, 1	1977-04-26
Integrated circuit microprocessor with parallel binary adder having on-the-fly correction to provide decimal results Grant 3,991,307 - Peddle , et al. November 9, 1	1976-11-09
Chip topography for MOS interface circuit Grant 3,968,478 - Mensch, Jr. July 6, 1	1976-07-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.