Mendicino; Michael A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mendicino; Michael A..The latest application filed is for "isolation trench processing for strain control".

Company Profile

0.12.12

Mendicino; Michael A. - Austin TX US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Isolation trench processing for strain control Grant 8,440,539 - Sadaka , et al. May 14, 2	2013-05-14
Embedded substrate interconnect for underside contact to source and drain regions Grant 7,573,101 - Pelley, III , et al. August 11, 2	2009-08-11
Isolation Trench Processing For Strain Control App 20090035914 - Sadaka; Mariam G. ; et al.	2009-02-05
Embedded Substrate Interconnect For Underside Contact To Source And Drain Regions App 20080135938 - Pelley; Perry H. ; et al.	2008-06-12
Embedded substrate interconnect for underside contact to source and drain regions Grant 7,345,344 - Pelley, III , et al. March 18, 2	2008-03-18
Embedded substrate interconnect for underside contact to source and drain regions App 20070200173 - Pelley; Perry H. III ; et al.	2007-08-30
Stressed-channel CMOS transistors App 20070184600 - Zhang; Da ; et al.	2007-08-09
Transistor structure with stress modification and capacitive reduction feature in a width direction and method thereof Grant 7,161,199 - Chen , et al. January 9, 2	2007-01-09
Semiconductor device including a transistor and a capacitor having an aligned transistor and capacitive element Grant 7,122,421 - Sanchez , et al. October 17, 2	2006-10-17
Semiconductor Device With Multiple Semiconductor Layers App 20060194384 - Venkatesan; Suresh ; et al.	2006-08-31
Transistor structure with stress modification and capacitive reduction feature in a width direction and method thereof App 20060043422 - Chen; Jian ; et al.	2006-03-02
Transistor structure with stress modification and capacitive reduction feature in a channel direction and method thereof App 20060043500 - Chen; Jian ; et al.	2006-03-02
Semiconductor device with multiple semiconductor layers App 20050275018 - Venkatesan, Suresh ; et al.	2005-12-15
Semiconductor device having an aligned transistor and capacitive element App 20050167782 - Sanchez, Hector ; et al.	2005-08-04
Semiconductor device having electrical contact from opposite sides including a via with an end formed at a bottom surface of the diffusion region Grant 6,921,961 - Sanchez , et al. July 26, 2	2005-07-26
Semiconductor device having electrical contact from opposite sides App 20050042867 - Sanchez, Hector ; et al.	2005-02-24
Method for forming a semiconductor device having electrical contact from opposite sides Grant 6,838,332 - Sanchez , et al. January 4, 2	2005-01-04
Body-tied silicon on insulator semiconductor device and method therefor Grant 6,724,048 - Min , et al. April 20, 2	2004-04-20
Body-tied silicon on insulator semiconductor device and method therefor App 20030211663 - Min, Byoung W. ; et al.	2003-11-13
Method of forming body-tied silicon on insulator semiconductor device Grant 6,620,656 - Min , et al. September 16, 2	2003-09-16
Body-tied Silicon On Insulator Semiconductor Device And Method Therefor App 20030113959 - Min, Byoung W. ; et al.	2003-06-19
Method for preventing trench fill erosion Grant 6,271,143 - Mendicino August 7, 2	2001-08-07
Selective low temperature chemical vapor deposition of titanium disilicide onto silicon regions Grant 5,633,036 - Seebauer , et al. May 27, 1	1997-05-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.