Melzner; Hanno

Patent Applications and Registrations

Patent applications and USPTO patent grants for Melzner; Hanno.The latest application filed is for "transistor device".

Company Profile

2.24.18

Melzner; Hanno - Putzbrunn DE
Melzner; Hanno - Sauerlach DE
Melzner; Hanno - Hohenkirchen DE
Melzner, Hanno - Deutschland DE
Melzner; Hanno - Unterhaching DE
Melzner; Hanno - Grosshelfendorf DE
Melzner; Hanno - Feldkirchen Westerham DE
Melzner; Hanno - Wappingers Falls NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Transistor device Grant 11,158,707 - Melzner , et al. October 26, 2	2021-10-26
Molding compound and semiconductor package with a molding compound Grant 11,069,626 - Mauder , et al. July 20, 2	2021-07-20
Transistor Device App 20210118992 - Melzner; Hanno ; et al.	2021-04-22
Controlling of photo-generated charge carriers Grant 10,707,362 - Bever , et al.	2020-07-07
Molding Compound and Semiconductor Package with a Molding Compound App 20190318996 - Mauder; Anton ; et al.	2019-10-17
Ion pump Grant 10,058,821 - Fehr , et al. August 28, 2	2018-08-28
Controlling of photo-generated charge carriers Grant 10,008,621 - Bever , et al. June 26, 2	2018-06-26
Controlling Of Photo-generated Charge Carriers App 20180151765 - Bever; Thomas ; et al.	2018-05-31
Controlling of photo-generated charge carriers Grant 9,905,715 - Bever , et al. February 27, 2	2018-02-27
Controlling Of Photo-generated Charge Carriers App 20170358697 - BEVER; Thomas ; et al.	2017-12-14
Vias and methods of formation thereof Grant 9,595,465 - Melzner March 14, 2	2017-03-14
Vias and Methods of Formation Thereof App 20160148836 - Melzner; Hanno	2016-05-26
Vias and methods of formation thereof Grant 9,299,656 - Melzner March 29, 2	2016-03-29
Method and apparatus for providing a layout defining a structure to be patterned onto a substrate Grant 9,262,576 - Melzner February 16, 2	2016-02-16
Vias and Methods of Formation Thereof App 20150348903 - Melzner; Hanno	2015-12-03
Ion Pump App 20150075990 - Fehr; Bernhard ; et al.	2015-03-19
Method and Apparatus for Providing a Layout Defining a Structure to be Patterned onto a Substrate App 20140223405 - Melzner; Hanno	2014-08-07
Controlling Of Photo-generated Charge Carriers App 20140145281 - BEVER; Thomas ; et al.	2014-05-29
Method and apparatus for providing a layout defining a structure to be patterned onto a substrate Grant 8,694,930 - Melzner April 8, 2	2014-04-08
Method of making in an integrated circuit including simplifying metal shapes Grant 8,607,183 - Melzner , et al. December 10, 2	2013-12-10
Method and Apparatus for Providing a Layout Defining a Structure to be Patterned onto a Substrate App 20130037915 - Melzner; Hanno	2013-02-14
Method of making an integrated circuit using pre-defined interconnect wiring Grant 7,962,878 - Melzner June 14, 2	2011-06-14
Method Of Making In An Integrated Circuit Including Simplifying Metal Shapes App 20110113400 - Melzner; Hanno ; et al.	2011-05-12
Method of making an integrated circuit including simplifying metal shapes Grant 7,934,189 - Melzner , et al. April 26, 2	2011-04-26
Method of making an integrated circuit having fill structures Grant 7,844,936 - Melzner November 30, 2	2010-11-30
Method and apparatus for automatic routing yield optimization Grant 7,698,679 - Rizzo , et al. April 13, 2	2010-04-13
Method Of Making An Integrated Circuit Using Pre-defined Interconnect Wiring App 20090217228 - Melzner; Hanno	2009-08-27
Method Of Making An Integrated Circuit Including Simplifying Metal Shapes App 20090193382 - Melzner; Hanno ; et al.	2009-07-30
Method Of Making An Integrated Circuit Having Fill Structures App 20090055793 - Melzner; Hanno	2009-02-26
Method for modifying design data for the production of a component and corresponding units Grant 7,356,781 - Koeder , et al. April 8, 2	2008-04-08
Method and apparatus for automatic routing yield optimization App 20080010934 - Rizzo; Olivier ; et al.	2008-01-17
Method for forgery recognition in fingerprint recognition by using a texture classification of gray scale differential images Grant 7,215,798 - Engels , et al. May 8, 2	2007-05-08
Method for modifying design data for the production of a component and corresponding units App 20050262466 - Koeder, Ottmar ; et al.	2005-11-24
Method for forgery recognition in fingerprint recognition by using a texture classification of gray scale differential images App 20040125994 - Engels, Angela ; et al.	2004-07-01
Method for producing a memory device Grant 6,100,109 - Melzner , et al. August 8, 2	2000-08-08
Method for manufacturing a bit line via hole in a memory cell Grant 5,500,384 - Melzner March 19, 1	1996-03-19
Manufacturing method for a self-aligned through hole and semiconductor structure Grant 5,460,690 - Melzner October 24, 1	1995-10-24
Bit line arrangement for integrated circuits Grant 5,315,542 - Melzner May 24, 1	1994-05-24
Conductor track configuration for very large-scale integrated circuits Grant 5,289,037 - Savignac , et al. February 22, 1	1994-02-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.