Mejdrich; Eric O.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mejdrich; Eric O..The latest application filed is for "secure privilege level execution and access protection".

Company Profile

8.85.78

Mejdrich; Eric O. - Redmond WA
Mejdrich; Eric O. - Preston WA
Mejdrich; Eric O. - Woodinville WA US
Mejdrich; Eric O. - Rochester MN
- Mantorville MN US
Mejdrich; Eric O. - Mantorville MN US
Mejdrich; Eric O. - Woodinviille WA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Modular computing device with common AC power Grant 11,455,011 - Atkinson , et al. September 27, 2	2022-09-27
Secure Privilege Level Execution And Access Protection App 20190251256 - Lange; Jonathan E. ; et al.	2019-08-15
Secure privilege level execution and access protection Grant 10,198,578 - Lange , et al. Fe	2019-02-05
Modular Computing Device With Common Ac Power App 20180107245 - Atkinson; Peter A. ; et al.	2018-04-19
Secure Privilege Level Execution And Access Protection App 20170193226 - Lange; Jonathan E. ; et al.	2017-07-06
Secure privilege level execution and access protection Grant 9,530,000 - Lange , et al. December 27, 2	2016-12-27
Instruction buffer bypass of target instruction in response to partial flush Grant 9,354,887 - Mejdrich , et al. May 31, 2	2016-05-31
Accelerated data structure positioning based upon view orientation Grant 9,292,965 - Fowler , et al. March 22, 2	2016-03-22
External auxiliary execution unit interface for format conversion of instruction from issue unit to off-chip auxiliary execution unit Grant 9,075,623 - Mejdrich , et al. July 7, 2	2015-07-07
Secure Privilege Level Execution And Access Protection App 20140372719 - Lange; Jonathan E. ; et al.	2014-12-18
Software pipelining on a network on chip Grant 8,898,396 - Mejdrich , et al. November 25, 2	2014-11-25
Vector register file caching of context data structure for maintaining state data in a multithreaded image processing pipeline Grant 8,836,709 - Mejdrich , et al. September 16, 2	2014-09-16
Network on chip with an I/O accelerator Grant 8,726,295 - Hoover , et al. May 13, 2	2014-05-13
DMA-based acceleration of command push buffer between host and target devices Grant 8,719,455 - Mejdrich , et al. May 6, 2	2014-05-06
Reuse of static image data from prior image frames to reduce rasterization requirements Grant 8,711,163 - Schardt , et al. April 29, 2	2014-04-29
Parallelized streaming accelerated data structure generation Grant 8,692,825 - Mejdrich , et al. April 8, 2	2014-04-08
Performance event triggering through direct interthread communication on a network on chip Grant 8,661,455 - Mejdrich , et al. February 25, 2	2014-02-25
Multithreaded physics engine with predictive load balancing Grant 8,627,329 - Mejdrich , et al. January 7, 2	2014-01-07
Parallelized ray tracing Grant 08619078 -	2013-12-31
Parallelized ray tracing Grant 8,619,078 - Mejdrich , et al. December 31, 2	2013-12-31
Allocating resources based on a performance statistic Grant 8,587,594 - Mejdrich , et al. November 19, 2	2013-11-19
Multithreaded software rendering pipeline with dynamic performance-based reallocation of raster threads Grant 8,587,596 - Mejdrich , et al. November 19, 2	2013-11-19
Network on chip with caching restrictions for pages of computer memory Grant 8,572,324 - Hoover , et al. October 29, 2	2013-10-29
Instruction operand addressing using register address sequence detection Grant 8,549,262 - Mejdrich , et al. October 1, 2	2013-10-01
Network on chip with partitions Grant 8,526,422 - Hoover , et al. September 3, 2	2013-09-03
Programmable integrated processor blocks Grant 8,522,254 - Hickey , et al. August 27, 2	2013-08-27
Propagating shared state changes to multiple threads within a multithreaded processing environment Grant 8,514,232 - Mejdrich , et al. August 20, 2	2013-08-20
Emulating a computer run time environment Grant 8,494,833 - Mejdrich , et al. July 23, 2	2013-07-23
External Auxiliary Execution Unit Interface To Off-chip Auxiliary Execution Unit App 20130185542 - Mejdrich; Eric O. ; et al.	2013-07-18
Network on chip with a low latency, high bandwidth application messaging interconnect Grant 8,490,110 - Hoover , et al. July 16, 2	2013-07-16
Network On Chip With An I/O Accelerator App 20130179902 - Hoover; Russell D. ; et al.	2013-07-11
Network on chip that maintains cache coherency with invalidation messages Grant 8,473,667 - Mejdrich , et al. June 25, 2	2013-06-25
Network on chip with an I/O accelerator Grant 8,438,578 - Hoover , et al. May 7, 2	2013-05-07
Sequential processing in network on chip nodes by threads generating message containing payload and pointer for nanokernel to access algorithm to be executed on payload in another node Grant 8,423,749 - Mejdrich , et al. April 16, 2	2013-04-16
Multithreaded physics engine with impulse propagation Grant 8,413,166 - Mejdrich , et al. April 2, 2	2013-04-02
Rolling texture context data structure for maintaining texture data in a multithreaded image processing pipeline Grant 8,405,670 - Mejdrich , et al. March 26, 2	2013-03-26
Network on chip Grant 8,392,664 - Comparan , et al. March 5, 2	2013-03-05
Multithreaded Physics Engine With Impulse Propagation App 20130046518 - Mejdrich; Eric O. ; et al.	2013-02-21
Vector Register File Caching Of Context Data Structure For Maintaining State Data In A Multithreaded Image Processing Pipeline App 20130044117 - Mejdrich; Eric O. ; et al.	2013-02-21
Recovering data from a plurality of packets Grant 8,363,669 - Mejdrich , et al. January 29, 2	2013-01-29
Graphics processor with snoop filter Grant 8,332,592 - Hoover , et al. December 11, 2	2012-12-11
Software pipelining on a network on chip Grant 8,261,025 - Mejdrich , et al. September 4, 2	2012-09-04
Physical rendering with textured bounding volume primitive mapping Grant 8,248,412 - Fowler , et al. August 21, 2	2012-08-21
Accelerated data structure optimization based upon view orientation Grant 8,248,401 - Fowler , et al. August 21, 2	2012-08-21
Software Pipelining On A Network On Chip App 20120209944 - Mejdrich; Eric O. ; et al.	2012-08-16
Network On Chip With Caching Restrictions For Pages Of Computer Memory App 20120203971 - Hoover; Russell D. ; et al.	2012-08-09
Context Switching On A Network On Chip App 20120192202 - Hoover; Russell D. ; et al.	2012-07-26
Reuse Of Static Image Data From Prior Image Frames To Reduce Rasterization Requirements App 20120176364 - Schardt; Paul E. ; et al.	2012-07-12
Context switching in a network on chip by thread saving and restoring pointers to memory arrays containing valid message data Grant 8,214,845 - Hoover , et al. July 3, 2	2012-07-03
Network on chip with caching restrictions for pages of computer memory Grant 8,195,884 - Hoover , et al. June 5, 2	2012-06-05
Single step mode in a software pipeline within a highly threaded network on a chip microprocessor Grant 8,140,832 - Mejdrich , et al. March 20, 2	2012-03-20
Security methodology to prevent user from compromising throughput in a highly threaded network on a chip processor Grant 8,108,908 - Mejdrich , et al. January 31, 2	2012-01-31
Programmable Integrated Processor Blocks App 20110321049 - Hickey; Mark J. ; et al.	2011-12-29
Instruction Unit With Instruction Buffer Pipeline Bypass App 20110320771 - Mejdrich; Eric O. ; et al.	2011-12-29
Propagating Shared State Changes To Multiple Threads Within A Multithreaded Processing Environment App 20110320719 - Mejdrich; Eric O. ; et al.	2011-12-29
Dma-based Acceleration Of Command Push Buffer Between Host And Target Devices App 20110320724 - Mejdrich; Eric O. ; et al.	2011-12-29
Multithreaded Physics Engine With Predictive Load Balancing App 20110321057 - Mejdrich; Eric O. ; et al.	2011-12-29
Recovering Data From A Plurality of Packets App 20110317712 - Mejdrich; Eric O. ; et al.	2011-12-29
Multithreaded Software Rendering Pipeline With Dynamic Performance-based Reallocation Of Raster Threads App 20110316864 - Mejdrich; Eric O. ; et al.	2011-12-29
Parallelized Streaming Accelerated Data Structure Generation App 20110316855 - Mejdrich; Eric O. ; et al.	2011-12-29
Branch prediction technique using instruction for resetting result table pointer Grant 8,078,850 - Kuesel , et al. December 13, 2	2011-12-13
Rolling Texture Context Data Structure For Maintaining Texture Data In A Multithreaded Image Processing Pipeline App 20110292063 - Mejdrich; Eric O. ; et al.	2011-12-01
Software Trace Collection and Analysis Utilizing Direct Interthread Communication On A Network On Chip App 20110289485 - Mejdrich; Eric O. ; et al.	2011-11-24
Parallelized Ray Tracing App 20110285710 - Mejdrich; Eric O. ; et al.	2011-11-24
Allocating Resources Based On A Performance Statistic App 20110285709 - Mejdrich; Eric O. ; et al.	2011-11-24
Instruction Addressing Using Register Address Sequence Detection App 20110283090 - Mejdrich; Eric O. ; et al.	2011-11-17
Pseudo random process state register for fast random process test generation Grant 8,024,616 - Mejdrich , et al. September 20, 2	2011-09-20
Graphics rendering on a network on chip Grant 8,018,466 - Hoover , et al. September 13, 2	2011-09-13
Dynamic virtual software pipelining on a network on chip Grant 8,020,168 - Hoover , et al. September 13, 2	2011-09-13
Network on chip that maintains cache coherency with invalidate commands Grant 8,010,750 - Comparan , et al. August 30, 2	2011-08-30
Network on chip with low latency, high bandwidth application messaging interconnects that abstract hardware inter-thread data communications into an architected state of a processor Grant 7,991,978 - Kuesel , et al. August 2, 2	2011-08-02
Software debugger for packets in a network on a chip Grant 7,992,043 - Mejdrich , et al. August 2, 2	2011-08-02
Monitoring software pipeline performance on a network on chip Grant 7,958,340 - Hoover , et al. June 7, 2	2011-06-07
Multiple spacial indexes for dynamic scene management in graphics rendering Grant 7,940,265 - Brown , et al. May 10, 2	2011-05-10
Network on chip that maintains cache coherency with invalidate commands Grant 7,917,703 - Comparan , et al. March 29, 2	2011-03-29
Network on chip with a low latency, high bandwidth application messaging interconnect Grant 7,913,010 - Hoover , et al. March 22, 2	2011-03-22
Offset Based Register Address Indexing App 20110047355 - Mejdrich; Eric O. ; et al.	2011-02-24
Pixel color accumulation in a ray tracing image processing system Grant 7,884,819 - Kuesel , et al. February 8, 2	2011-02-08
Network on chip with partitions Grant 7,873,701 - Hoover , et al. January 18, 2	2011-01-18
Preferential dispatching of computer program instructions Grant 7,861,065 - Heil , et al. December 28, 2	2010-12-28
Method and apparatus for providing high speed memory for a processing unit Grant 7,840,757 - Beukema , et al. November 23, 2	2010-11-23
Performance Event Triggering Through Direct Interthread Communication On a Network On Chip App 20100269123 - Mejdrich; Eric O. ; et al.	2010-10-21
Accelerated Data Structure Optimization Based Upon View Orientation App 20100239185 - Fowler; David K. ; et al.	2010-09-23
Accelerated Data Structure Positioning Based Upon View Orientation App 20100239186 - Fowler; David K. ; et al.	2010-09-23
Physical Rendering With Textured Bounding Volume Primitive Mapping App 20100238169 - Fowler; David K. ; et al.	2010-09-23
Split Vector Loads and Stores with Stride Separated Words App 20100199067 - Mejdrich; Eric O. ; et al.	2010-08-05
User-Defined Non-Visible Geometry Featuring Ray Filtering App 20100188402 - Mejdrich; Eric O. ; et al.	2010-07-29
Single Step Mode In A Software Pipeline Within A Highly Threaded Network On A Chip Microprocessor App 20100191940 - Mejdrich; Eric O. ; et al.	2010-07-29
Pseudo Random Process State Register For Fast Random Process Test Generation App 20100192014 - MEJDRICH; ERIC O. ; et al.	2010-07-29
Software Debugger For Packets In A Network On A Chip App 20100100770 - MEJDRICH; ERIC O. ; et al.	2010-04-22
Security Methodology To Prevent User From Compromising Throughput In A Highly Threaded Network On A Chip Processor App 20100100934 - MEJDRICH; ERIC O. ; et al.	2010-04-22
Data Structure For Controlling An Algorithm Performed On A Unit Of Work In A Highly Threaded Network On A Chip App 20100100707 - MEJDRICH; ERIC O. ; et al.	2010-04-22
Network On Chip With Caching Restrictions For Pages Of Computer Memory App 20100070714 - Hoover; Russell D. ; et al.	2010-03-18
Network On Chip With An I/o Accelerator App 20090307714 - Hoover; Russell D. ; et al.	2009-12-10
Emulating A Computer Run Time Environment App 20090282139 - Mejdrich; Eric O. ; et al.	2009-11-12
Dynamic Virtual Software Pipelining On A Network On Chip App 20090282222 - Hoover; Russell D. ; et al.	2009-11-12
Preferential Dispatching Of Computer Program Instructions App 20090282221 - Heil; Timothy H. ; et al.	2009-11-12
Monitoring Software Pipeline Performance On A Network On Chip App 20090282227 - Hoover; Russell D. ; et al.	2009-11-12
Network On Chip With Low Latency, High Bandwidth Application Messaging Interconnects That Abstract Hardware Inter-Thread Data Communications Into An Architected State of A Processor App 20090282214 - Kuesel; Jamie R. ; et al.	2009-11-12
Network On Chip With Partitions App 20090282211 - Hoover; Russell D. ; et al.	2009-11-12
Network On Chip App 20090282197 - Comparan; Miguel ; et al.	2009-11-12
Ordered And Unordered Network-Addressed Message Control With Embedded DMA Commands For A Network On Chip App 20090282419 - Mejdrich; Eric O. ; et al.	2009-11-12
Context Switching On A Network On Chip App 20090282226 - Hoover; Russell D. ; et al.	2009-11-12
Branch Prediction In A Computer Processor App 20090271597 - Kuesel; Jamie R. ; et al.	2009-10-29
Emulating A Computer Run Time Environment App 20090271172 - Mejdrich; Eric O. ; et al.	2009-10-29
Network On Chip With A Low Latency, High Bandwidth Application Messaging Interconnect App 20090210592 - Hoover; Russell D. ; et al.	2009-08-20
Network On Chip Low Latency, High Bandwidth Application Messaging Interconnect App 20090210883 - Hoover; Russell D. ; et al.	2009-08-20
Low latency coherency protocol for a multi-chip multiprocessor system Grant 7,577,794 - Beukema , et al. August 18, 2	2009-08-18
Graphics Rendering On A Network On Chip App 20090201302 - Hoover; Russell D. ; et al.	2009-08-13
Network On Chip that Maintains Cache Coherency with Invalidate Commands App 20090187716 - Comparan; Miguel ; et al.	2009-07-23
Network on Chip That Maintains Cache Coherency with Invalidation Messages App 20090182954 - Mejdrich; Eric O. ; et al.	2009-07-16
Network on Chip That Maintains Cache Coherency With Invalidate Commands App 20090157976 - Comparan; Miguel ; et al.	2009-06-18
Network on chip with partitions App 20090138567 - Hoover; Russell D. ; et al.	2009-05-28
Network On Chip With Partitions App 20090135739 - Hoover; Russell D. ; et al.	2009-05-28
Software Pipelining On a Network On Chip App 20090125574 - Mejdrich; Eric O. ; et al.	2009-05-14
Context Switching on a Network On Chip App 20090125703 - Mejdrich; Eric O. ; et al.	2009-05-14
Software Pipelining on a Network on Chip App 20090125706 - Hoover; Russell D. ; et al.	2009-05-14
Network on Chip App 20090109996 - Hoover; Russell D. ; et al.	2009-04-30
Direct Access Of Cache Lock Set Data Without Backing Memory App 20090077320 - Hoover; Russell D. ; et al.	2009-03-19
Direct access of cache lock set data without backing memory Grant 7,475,190 - Hoover , et al. January 6, 2	2009-01-06
System and method for transfer of data between processors using a locked set, head and tail pointers Grant 7,355,601 - Andrews , et al. April 8, 2	2008-04-08
Multiple Spacial Indexes for Dynamic Scene Management in Graphics Rendering App 20080074416 - Brown; Jeffrey D. ; et al.	2008-03-27
Pixel color accumulation in a ray tracing image processing system App 20080074420 - Kuesel; Jamie R. ; et al.	2008-03-27
Snoop Filter Directory Mechanism In Coherency Shared Memory System App 20070294481 - Hoover; Russell D. ; et al.	2007-12-20
Snoop filter directory mechanism in coherency shared memory system Grant 7,305,524 - Hoover , et al. December 4, 2	2007-12-04
Multiply-sum dot product instruction with mask and splat App 20060149804 - Luick; David A. ; et al.	2006-07-06
System and method for transfer of data between processors using a locked set, head and tail pointers App 20060098022 - Andrews; Jeffrey A. ; et al.	2006-05-11
System and method for parallel execution of data generation tasks App 20060095672 - Andrews; Jeffrey A. ; et al.	2006-05-04
Snoop filter directory mechanism in coherency shared memory system App 20060080508 - Hoover; Russell D. ; et al.	2006-04-13
Graphics processor with snoop filter App 20060080512 - Hoover; Russell D. ; et al.	2006-04-13
Enhanced bus transactions for efficient support of a remote cache directory copy App 20060080511 - Hoover; Russell D. ; et al.	2006-04-13
Low latency coherency protocol for a multi-chip multiprocessor system App 20060080513 - Beukema; Bruce L. ; et al.	2006-04-13
Direct access of cache lock set data without backing memory App 20060080398 - Hoover; Russell D. ; et al.	2006-04-13
Method and apparatus of supporting cacheable registers App 20060026358 - Beukema; Bruce L. ; et al.	2006-02-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.