Mehrotra; Saumitra Raj
Patent Applications and Registrations
Patent applications and USPTO patent grants for Mehrotra; Saumitra Raj.The latest application filed is for "buried zener design".
- Mehrotra; Saumitra Raj - Scottsdale AZ
| Patent | Date |
|---|---|
| Buried Zener Design App 20220285564 - Mehrotra; Saumitra Raj ; et al. | 2022-09-08 |
| Transistor formed with spacer Grant 11,387,348 - Mehrotra , et al. July 12, 2 | 2022-07-12 |
| Transistor with extended drain region Grant 11,329,156 - Mehrotra , et al. May 10, 2 | 2022-05-10 |
| Laterally-diffused Metal-oxide Semiconductor Transistor And Method Therefor App 20220093752 - Mehrotra; Saumitra Raj ; et al. | 2022-03-24 |
| Laterally-diffused Metal-oxide Semiconductor Transistor And Method Therefor App 20220093793 - Mehrotra; Saumitra Raj | 2022-03-24 |
| Transistor with extended drain region Grant 11,282,956 - Mehrotra , et al. March 22, 2 | 2022-03-22 |
| Laterally-diffused metal-oxide semiconductor transistor and method therefor Grant 11,227,921 - Mehrotra , et al. January 18, 2 | 2022-01-18 |
| Trench with different transverse cross-sectional widths Grant 11,217,675 - Mehrotra , et al. January 4, 2 | 2022-01-04 |
| Trench With Different Transverse Cross-sectional Widths App 20210305385 - Mehrotra; Saumitra Raj ; et al. | 2021-09-30 |
| Transistor trench with field plate structure Grant 11,075,110 - Mehrotra , et al. July 27, 2 | 2021-07-27 |
| Transistor With Extended Drain Region App 20210184034 - Mehrotra; Saumitra Raj ; et al. | 2021-06-17 |
| Transistor Formed With Spacer App 20210159323 - Mehrotra; Saumitra Raj ; et al. | 2021-05-27 |
| Laterally-diffused Metal-oxide Semiconductor Transistor And Method Therefor App 20210159319 - Mehrotra; Saumitra Raj ; et al. | 2021-05-27 |
| Transistor Devices With Termination Regions App 20210126125 - Grote; Bernhard ; et al. | 2021-04-29 |
| Transistor devices with extended drain regions located in trench sidewalls Grant 10,833,174 - Grote , et al. November 10, 2 | 2020-11-10 |
| Vertical transistor with extended drain region Grant 10,749,023 - Mehrotra , et al. A | 2020-08-18 |
| Transistor with gate/field plate structure Grant 10,749,028 - Mehrotra , et al. A | 2020-08-18 |
| Transitor With Gate/field Plate Structure App 20200176599 - MEHROTRA; SAUMITRA RAJ ; et al. | 2020-06-04 |
| Semiconductor device with drain active area Grant 10,672,903 - Lin , et al. | 2020-06-02 |
| Transistor Devices With Extended Drain Regions Located In Trench Sidewalls App 20200135896 - Grote; Bernhard ; et al. | 2020-04-30 |
| Vertical Transistor With Extended Drain Region App 20200135916 - MEHROTRA; Saumitra Raj ; et al. | 2020-04-30 |
| Die with buried doped isolation region Grant 10,607,880 - Mehrotra , et al. | 2020-03-31 |
| Transistor Devices With Control-terminal Field Plate Structures In Trenches App 20200098912 - GROTE; BERNHARD ; et al. | 2020-03-26 |
| Transistor trench structure with field plate structures Grant 10,600,879 - Grote , et al. | 2020-03-24 |
| Field-effect transistor and method therefor Grant 10,600,911 - Grote , et al. | 2020-03-24 |
| Die With Buried Doped Isolation Region App 20200075393 - Mehrotra; Saumitra Raj ; et al. | 2020-03-05 |
| Semiconductor Device With Drain Active Area App 20200035827 - Lin; Xin ; et al. | 2020-01-30 |
| Field-effect transistor and method therefor Grant 10,522,677 - Mehrotra , et al. Dec | 2019-12-31 |
| Field-effect transistor and method therefor Grant 10,424,646 - Mehrotra , et al. Sept | 2019-09-24 |
| Laterally diffused metal oxide semiconducting devices with lightly-doped isolation layers Grant 10,418,483 - Grote , et al. Sept | 2019-09-17 |
| Transistor Trench Structure With Field Plate Structures App 20190280094 - GROTE; BERNHARD ; et al. | 2019-09-12 |
| Field-effect Transistor And Method Therefor App 20190097003 - Mehrotra; Saumitra Raj ; et al. | 2019-03-28 |
| Field-effect Transistor And Method Therefor App 20190097046 - MEHROTRA; SAUMITRA RAJ ; et al. | 2019-03-28 |
| Field-effect Transistor And Method Therefor App 20190097045 - GROTE; BERNHARD ; et al. | 2019-03-28 |
| Laterally Diffused Metal Oxide Semiconducting Devices With Lightly-doped Isolation Layers App 20180151723 - Grote; Bernhard ; et al. | 2018-05-31 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 