Mednick; Elliot H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mednick; Elliot H..The latest application filed is for "method of task transition between heterogenous processors".

Company Profile

9.11.10

Mednick; Elliot H. - Boxborough MA
Mednick; Elliot H. - Salem NH
Mednick; Elliot H. - Millbury MA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Word type/boundary propagation with memory performance applications Grant 11,347,650 - Roberts , et al. May 31, 2	2022-05-31
Dynamic, variable bit-width numerical precision on field-programmable gate arrays for machine learning tasks Grant 11,216,250 - Malaya , et al. January 4, 2	2022-01-04
Method Of Task Transition Between Heterogenous Processors App 20210173715 - Branover; Alexander J. ; et al.	2021-06-10
Method And Apparatus For Servicing An Interrupt App 20200409762 - Branover; Alexander J. ; et al.	2020-12-31
Instruction Subset Implementation For Low Power Operation App 20200393887 - MEDNICK; Elliot H. ; et al.	2020-12-17
Instruction subset implementation for low power operation Grant 10,698,472 - Mednick , et al.	2020-06-30
Preemptive cache writeback with transaction support Grant 10,452,548 - Roberts , et al. Oc	2019-10-22
Word Type/boundary Propagation With Memory Performance Applications App 20190243772 - Roberts; David A. ; et al.	2019-08-08
Dynamic, Variable Bit-width Numerical Precision On Fpgas For Machine Learning Tasks App 20190171420 - Malaya; Nicholas P. ; et al.	2019-06-06
Hybrid analog-digital floating point number representation and arithmetic Grant 10,289,413 - Roberts , et al.	2019-05-14
Instruction Subset Implementation For Low Power Operation App 20190129489 - MEDNICK; Elliot H. ; et al.	2019-05-02
Hybrid Analog-digital Floating Point Number Representation And Arithmetic App 20190102175 - Roberts; David A. ; et al.	2019-04-04
Preemptive Cache Writeback With Transaction Support App 20190095330 - ROBERTS; David A. ; et al.	2019-03-28
Instruction set and micro-architecture supporting asynchronous memory access Grant 10,209,991 - Bhaskaran , et al. Feb	2019-02-19
Virtual FPGA management and optimization system Grant 10,164,639 - Roberts , et al. Dec	2018-12-25
Instruction Set And Micro-architecture Supporting Asynchronous Memory Access App 20170212760 - Bhaskaran; Meenakshi Sundaram ; et al.	2017-07-27
Automated semiconductor design flaw detection system Grant 9,262,303 - Schalick , et al. February 16, 2	2016-02-16
System and method for performing design verification Grant 7,792,933 - Butts , et al. September 7, 2	2010-09-07
System and method for performing design verification App 20050022143 - Butts, Michael R. ; et al.	2005-01-27
Method for disk I/O transfer Grant 4,888,691 - George , et al. December 19, 1	1989-12-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.