McIntyre; David Hugh

Patent Applications and Registrations

Patent applications and USPTO patent grants for McIntyre; David Hugh.The latest application filed is for "power aware programmable negative bit line control".

Company Profile

3.13.7

McIntyre; David Hugh - Sunnyvale CA
McIntyre; David Hugh - Bishopston GB
McIntyre; David Hugh - Bristol GB

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Multiple-die integrated circuit with integrated voltage regulator Grant 11,011,495 - Bhagavat , et al. May 18, 2	2021-05-18
Power Aware Programmable Negative Bit Line Control App 20200090736 - Schaefer; Alex ; et al.	2020-03-19
Multiple-die Integrated Circuit With Integrated Voltage Regulator App 20200066677 - Bhagavat; Milind ; et al.	2020-02-27
Programmable write word line boost for low voltage memory operation Grant 10,366,734 - Schaefer , et al. July 30, 2	2019-07-30
Programmable Write Word Line Boost For Low Voltage Memory Operation App 20180226111 - Schaefer; Alexander W. ; et al.	2018-08-09
Power filter in data translation look-aside buffer based on an input linear address Grant 8,788,789 - Kapil , et al. July 22, 2	2014-07-22
Method and apparatus for performing store-to-load forwarding from an interlocking store using an enhanced load/store unit in a processor Grant 8,683,179 - Ramani , et al. March 25, 2	2014-03-25
Conditionally precharged dynamic content addressable memory Grant 8,503,210 - Singh , et al. August 6, 2	2013-08-06
Multi-port memory array Grant 8,374,039 - McIntyre , et al. February 12, 2	2013-02-12
Multi-port Memory Array App 20120163102 - McIntyre; David Hugh ; et al.	2012-06-28
Conditionally Precharged Dynamic Content Addressable Memory App 20120163059 - Singh; Mandeep ; et al.	2012-06-28
Power Filter In Data Translation Look-aside Buffer Based On An Input Linear Address App 20120159056 - Kapil; Deepika ; et al.	2012-06-21
Method And Apparatus For Performing Store-to-load Forwarding From An Interlocking Store Using An Enhanced Load/store Unit In A Processor App 20120137109 - Ramani; Krishnan ; et al.	2012-05-31
Fuse sensing scheme with auto current reduction Grant 7,215,175 - Mandal , et al. May 8, 2	2007-05-08
Voltage reference circuit Grant 5,831,302 - McIntyre November 3, 1	1998-11-03
Testing an integrated circuit device Grant 5,652,721 - McIntyre July 29, 1	1997-07-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.