loadpatents
name:-0.026618957519531
name:-0.017920970916748
name:-0.00053501129150391
McElrea; Simon J. S. Patent Filings

McElrea; Simon J. S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for McElrea; Simon J. S..The latest application filed is for "support mounted electrically interconnected die assembly".

Company Profile
0.19.21
  • McElrea; Simon J. S. - Scotts Valley CA
  • McElrea; Simon J. S. - Scotta Valley CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor die mount by conformal die coating
Grant 9,824,999 - Crane , et al. November 21, 2
2017-11-21
Support Mounted Electrically Interconnected Die Assembly
App 20160218088 - McElrea; Simon J. S. ;   et al.
2016-07-28
Semiconductor Die Mount By Conformal Die Coating
App 20160104689 - Crane; Scott Jay ;   et al.
2016-04-14
Support mounted electrically interconnected die assembly
Grant 9,305,862 - McElrea , et al. April 5, 2
2016-04-05
Semiconductor die mount by conformal die coating
Grant 9,252,116 - Crane , et al. February 2, 2
2016-02-02
Semiconductor Die Mount By Conformal Die Coating
App 20140213020 - Crane; Scott Jay ;   et al.
2014-07-31
Vertical electrical interconnect formed on support prior to die mount
Grant 8,742,602 - Caskey , et al. June 3, 2
2014-06-03
Electrically interconnected stacked die assemblies
Grant 8,723,332 - McElrea , et al. May 13, 2
2014-05-13
Semiconductor die mount by conformal die coating
Grant 8,704,379 - Crane , et al. April 22, 2
2014-04-22
Electrical interconnect for die stacked in zig-zag configuration
Grant 8,680,687 - Co , et al. March 25, 2
2014-03-25
Electrically interconnected stacked die assemblies
Grant 8,629,543 - McElrea , et al. January 14, 2
2014-01-14
Support mounted electrically interconnected die assembly
App 20130099392 - McElrea; Simon J. S. ;   et al.
2013-04-25
Wafer level surface passivation of stackable integrated circuit chips
Grant 8,324,081 - McElrea , et al. December 4, 2
2012-12-04
Support mounted electrically interconnected die assembly
Grant 8,178,978 - McElrea , et al. May 15, 2
2012-05-15
Flat leadless packages and stacked leadless package assemblies
Grant 8,159,053 - Andrews, Jr. , et al. April 17, 2
2012-04-17
Stacked Die Assembly Having Reduced Stress Electrical Interconnects
App 20110272825 - McGrath; Scott ;   et al.
2011-11-10
Wafer Level Surface Passivation Of Stackable Integrated Circuit Chips
App 20110147943 - McElrea; Simon J. S. ;   et al.
2011-06-23
Wafer level surface passivation of stackable integrated circuit chips
Grant 7,923,349 - McElrea , et al. April 12, 2
2011-04-12
Electrically Interconnected Stacked Die Assemblies
App 20110037159 - McElrea; Simon J. S. ;   et al.
2011-02-17
Flat Leadless Packages and Stacked Leadless Package Assemblies
App 20110012246 - Andrews, JR.; Lawrence Douglas ;   et al.
2011-01-20
Electrical interconnect for die stacked in zig-zag configuration
App 20100327461 - Co; Reynaldo ;   et al.
2010-12-30
Flat leadless packages and stacked leadless package assemblies
Grant 7,843,046 - Andrews, Jr. , et al. November 30, 2
2010-11-30
Sensor
App 20100117224 - McElrea; Simon J. S. ;   et al.
2010-05-13
Image Sensor
App 20100052087 - McElrea; Simon J. S. ;   et al.
2010-03-04
Support Mounted Electrically Interconnected Die Assembly
App 20090230528 - McElrea; Simon J. S. ;   et al.
2009-09-17
Flat Leadless Packages And Stacked Leadless Package Assemblies
App 20090206458 - ANDREWS, JR.; LAWRENCE DOUGLAS ;   et al.
2009-08-20
Chip Scale Stacked Die Package
App 20090102038 - MCELREA; SIMON J.S. ;   et al.
2009-04-23
Semiconductor Die Mount By Conformal Die Coating
App 20090065916 - Crane; Scott Jay ;   et al.
2009-03-12
Electrical Interconnect Formed by Pulsed Dispense
App 20090068790 - Caskey; Terrence ;   et al.
2009-03-12
Wafer Level Surface Passivation Of Stackable Integrated Circuit Chips
App 20080315434 - McElrea; Simon J.S. ;   et al.
2008-12-25
Three-dimensional Circuitry Formed On Integrated Circuit Device Using Two-dimensional Fabrication
App 20080315407 - Andrews, JR.; Lawrence Douglas ;   et al.
2008-12-25
Electrically Interconnected Stacked Die Assemblies
App 20080303131 - McElrea; Simon J.S. ;   et al.
2008-12-11
Vertical Electrical Interconnect Formed On Support Prior To Die Mount
App 20080224279 - Caskey; Terrence ;   et al.
2008-09-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed