loadpatents
Patent applications and USPTO patent grants for McElheny; Peter J..The latest application filed is for "high performance finfet".
Patent | Date |
---|---|
Strain-enhanced transistors with adjustable layouts Grant 9,634,094 - Venkitachalam , et al. April 25, 2 | 2017-04-25 |
Multiport memory element circuitry Grant 9,576,617 - Lee , et al. February 21, 2 | 2017-02-21 |
Integrated circuit and a method to optimize strain inducing composites Grant 9,484,411 - Venkitachalam , et al. November 1, 2 | 2016-11-01 |
High Performance Finfet App 20150206965 - Cheng; Ning ;   et al. | 2015-07-23 |
Integrated circuits with asymmetric transistors Grant 8,995,177 - Sinha , et al. March 31, 2 | 2015-03-31 |
Integrated circuit and a method to optimize strain inducing composites Grant 8,765,541 - Venkitachalam , et al. July 1, 2 | 2014-07-01 |
Multiport memory element circuitry Grant 8,755,218 - Lee , et al. June 17, 2 | 2014-06-17 |
Strain enhanced transistors with adjustable layouts Grant 8,664,725 - Venkitachalam , et al. March 4, 2 | 2014-03-04 |
Integrated circuits with asymmetric transistors Grant 8,638,594 - Sinha , et al. January 28, 2 | 2014-01-28 |
Automated verification of transformational operations on a photomask representation Grant 8,627,264 - Venkitachalam , et al. January 7, 2 | 2014-01-07 |
Multiport Memory Element Circuitry App 20120311401 - Lee; Shih-Lin S. ;   et al. | 2012-12-06 |
Non-volatile memory circuit including voltage divider with phase change memory devices Grant 8,130,538 - McElheny , et al. March 6, 2 | 2012-03-06 |
Photolithographic reticles with electrostatic discharge protection structures Grant 8,057,964 - Hsu , et al. November 15, 2 | 2011-11-15 |
Integrated circuit well isolation structures Grant 7,902,611 - Rahim , et al. March 8, 2 | 2011-03-08 |
Integrated circuits with metal-oxide-semiconductor transistors having enhanced gate depletion layers Grant 7,812,408 - Ratnakumar , et al. October 12, 2 | 2010-10-12 |
Non-volatile Memory Circuit Including Voltage Divider With Phase Change Memory Devices App 20100177560 - McElheny; Peter J. ;   et al. | 2010-07-15 |
Photolithographic Reticles With Electrostatic Discharge Protection Structures App 20100112461 - Hsu; Che Ta ;   et al. | 2010-05-06 |
Double exposure photolithographic process App 20070243492 - McElheny; Peter J. ;   et al. | 2007-10-18 |
Method and system for hard failure repairs in the field Grant 7,277,346 - Rahim , et al. October 2, 2 | 2007-10-02 |
EEPROM active area castling Grant 6,624,467 - McElheny , et al. September 23, 2 | 2003-09-23 |
Field emission erasable programmable read-only memory Grant 6,038,171 - McElheny March 14, 2 | 2000-03-14 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.