Mcelheny; Peter

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mcelheny; Peter.The latest application filed is for "apparatus and methods for adjusting performance of integrated circuits".

Company Profile

0.13.8

Mcelheny; Peter - Morgan Hill CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Electrical fuse with sacrificial contact Grant 8,492,798 - Lee , et al. July 23, 2	2013-07-23
Apparatus and methods for adjusting performance of integrated circuits Grant 8,138,786 - Lewis , et al. March 20, 2	2012-03-20
Electrical fuse with sacrificial contact Grant 7,759,226 - Lee , et al. July 20, 2	2010-07-20
On-chip voltage regulator using feedback on process/product parameters Grant 7,639,033 - Rahim , et al. December 29, 2	2009-12-29
Apparatus and Methods for Adjusting Performance of Integrated Circuits App 20090289696 - Lewis; David ; et al.	2009-11-26
Apparatus and methods for adjusting performance of integrated circuits Grant 7,573,317 - Lewis , et al. August 11, 2	2009-08-11
Apparatus and Methods for Adjusting Performance of Programmable Logic Devices App 20080164936 - Rahim; Irfan ; et al.	2008-07-10
Apparatus and methods for adjusting performance of programmable logic devices Grant 7,348,827 - Rahim , et al. March 25, 2	2008-03-25
On-chip voltage regulator using feedback on process/product parameters App 20070085558 - Rahim; Irfan ; et al.	2007-04-19
Apparatus And Methods For Adjusting Performance Of Integrated Circuits App 20070069764 - Lewis; David ; et al.	2007-03-29
On-chip voltage regulator using feedback on process/product parameters Grant 7,170,308 - Rahim , et al. January 30, 2	2007-01-30
Apparatus and methods for adjusting performance of integrated circuits Grant 7,129,745 - Lewis , et al. October 31, 2	2006-10-31
Method for implementing electro-static discharge protection in silicon-on-insulator devices Grant 7,125,760 - Reese , et al. October 24, 2	2006-10-24
Polysilicon gate doping level variation for reduced leakage current Grant 7,045,427 - McElheny , et al. May 16, 2	2006-05-16
Apparatus and methods for adjusting performance of integrated circuits App 20050280437 - Lewis, David ; et al.	2005-12-22
Apparatus and methods for adjusting performance of programmable logic devices App 20050258862 - Rahim, Irfan ; et al.	2005-11-24
Method for implementing electro-static discharge protection in silicon-on-insulator devices Grant 6,906,387 - Reese , et al. June 14, 2	2005-06-14
Polysilicon gate doping level variation for reduced leakage current App 20050003601 - McElheny, Peter ; et al.	2005-01-06
Polysilicon gate doping level variation for reduced leakage current Grant 6,750,106 - McElheny , et al. June 15, 2	2004-06-15
Polysilicon Gate Doping Level Variation For Reduced Leakage Current App 20040097043 - McElheny, Peter ; et al.	2004-05-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.