loadpatents
Patent applications and USPTO patent grants for McAllister; Michael Ford.The latest application filed is for "method of forming solid vias in a printed circuit board".
Patent | Date |
---|---|
Method of forming solid vias in a printed circuit board Grant 7,987,587 - Becker , et al. August 2, 2 | 2011-08-02 |
Method of Forming Solid Vias in a Printed Circuit Board App 20090223710 - Becker; Wiren Dale ;   et al. | 2009-09-10 |
Electronic package structures using land grid array interposers for module-to-board interconnection Grant 7,284,992 - Becker , et al. October 23, 2 | 2007-10-23 |
Electronic Package Structures Using Land Grid Array Interposers For Module-to-board Interconnection App 20070224845 - Becker; Wiren Dale ;   et al. | 2007-09-27 |
Thin film wiring scheme utilizing inter-chip site surface wiring Grant 6,444,919 - Economikos , et al. September 3, 2 | 2002-09-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.