loadpatents
name:-0.01177191734314
name:-0.0066487789154053
name:-0.0010709762573242
Mayer; Guenter Patent Filings

Mayer; Guenter

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mayer; Guenter.The latest application filed is for "method of identifying or producing an aptamer".

Company Profile
0.6.11
  • Mayer; Guenter - Bonn DE
  • Mayer; Guenter - Schoensich N/A DE
  • Mayer; Guenter - Schoenaich DE
  • Mayer; Guenter - Schwenwich DE
  • Mayer; Guenter - Seboensich DE
  • Mayer; Guenter - Stuttgart DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method Of Identifying Or Producing An Aptamer
App 20170298343 - Mayer; Guenter ;   et al.
2017-10-19
Method and decimal arithmetic logic unit structure to generate a magnitude result of a mathematic
Grant 8,612,500 - Haller , et al. December 17, 2
2013-12-17
Verifying Simulation Design Modifications
App 20130096901 - Gellerich; Wolfgang ;   et al.
2013-04-18
Generating a local clock domain using dynamic controls
Grant 8,001,411 - Carey , et al. August 16, 2
2011-08-16
Circuit combining level shift function with gated reset
Grant 7,755,394 - Froehnel , et al. July 13, 2
2010-07-13
Method To Perform A Subtraction Of Two Operands In A Binary Arithmetic Unit Plus Arithmetic Unit To Perform Such A Method
App 20090112963 - Haller; Wilhelm ;   et al.
2009-04-30
Generating a Local Clock Domain Using Dynamic Controls
App 20090083569 - Carey; Sean Michael ;   et al.
2009-03-26
Circuit Combining Level Shift Function with Gated Reset
App 20090058465 - Froehnel; Thomas ;   et al.
2009-03-05
Method And Decimal Arithmetic Logic Unit Structure To Generate A Magnitude Result of a Mathematic
App 20080177816 - Haller; Wilhelm ;   et al.
2008-07-24
Method To Perform A Subtraction Of Two Operands In A Binary Arithmetic Unit Plus Arithmetic Unit To Perform Such A Method
App 20080071852 - Haller; Wilhelm ;   et al.
2008-03-20
Device for storing information and a method for partial write and restore
Grant 6,930,902 - Mayer , et al. August 16, 2
2005-08-16
Device for storing information and a method for partial write and restore
App 20040109337 - Mayer, Guenter ;   et al.
2004-06-10
Static logic compatible multiport latch
Grant 6,614,265 - Buettner , et al. September 2, 2
2003-09-02
Static logic compatible multiport latch
App 20020149408 - Buettner, Stefan ;   et al.
2002-10-17
SOI array sense and write margin qualification
App 20020003733 - Eckert, Martin ;   et al.
2002-01-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed