Matsuoka, Fumitomo

Patent Applications and Registrations

Patent applications and USPTO patent grants for Matsuoka, Fumitomo.The latest application filed is for "semiconductor device and a method for manufacturing the same".

Company Profile

0.11.4

Matsuoka, Fumitomo - Kawasaki-shi JP
Matsuoka; Fumitomo - Kawasaki JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device and a method for manufacturing the same App 20040159884 - Matsuoka, Fumitomo	2004-08-19
MOSFET gate insulating film and method of manufacturing the same Grant 6,699,776 - Matsuoka , et al. March 2, 2	2004-03-02
Semiconductor device having buried-type element isolation structure and method of manufacturing the same Grant 6,388,304 - Matsuoka , et al. May 14, 2	2002-05-14
Semiconductor device and method of manufacturing the same Grant 6,365,472 - Ishimaru , et al. April 2, 2	2002-04-02
Semiconductor memory device having pairs of bit lines arranged on both sides of memory cells Grant 6,355,982 - Ishimaru , et al. March 12, 2	2002-03-12
MOSFET gate insulating film and method of manufacturing the same App 20020025633 - Matsuoka, Fumitomo ; et al.	2002-02-28
Semiconductor Memory Device Having Pairs Of Bit Lines Arranged On Both Sides Of Memory Cells App 20020011610 - ISHIMARU, KAZUNARI ; et al.	2002-01-31
Semiconductor device having buried-type element isolation structure and method of manufacturing the same App 20010028097 - Matsuoka, Fumitomo ; et al.	2001-10-11
Method for manufacturing semiconductor device isolation region Grant 5,677,229 - Morita , et al. October 14, 1	1997-10-14
Method of manufacturing a trench isolation having round corners Grant 5,578,518 - Koike , et al. November 26, 1	1996-11-26
Method of making a semiconductor device with sidewall etch stopper and wide through-hole having multilayered wiring structure Grant 5,543,360 - Matsuoka , et al. August 6, 1	1996-08-06
Method for manufacturing semiconductor device Grant 5,506,168 - Morita , et al. April 9, 1	1996-04-09
Method of making a semiconductor device with sidewall etch stopper and wide through-hole having multilayered wiring structure Grant 5,462,893 - Matsuoka , et al. October 31, 1	1995-10-31
Semiconductor device having conductive sidewall structure between adjacent elements Grant 5,220,182 - Matsuoka , et al. June 15, 1	1993-06-15
Method for interconnecting semiconductor devices Grant 5,053,349 - Matsuoka October 1, 1	1991-10-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.