loadpatents
Patent applications and USPTO patent grants for Mathur; Rahul.The latest application filed is for "circuitry apportioning of an integrated circuit".
Patent | Date |
---|---|
Circuitry Apportioning of an Integrated Circuit App 20220246206 - Bhargava; Mudit ;   et al. | 2022-08-04 |
Multi-Tier Memory Architecture App 20220199125 - Jeloka; Supreet ;   et al. | 2022-06-23 |
TSV Coupled Integrated Circuits and Methods App 20220130816 - Mathur; Rahul ;   et al. | 2022-04-28 |
3d Storage Architecture With Tier-specific Controls App 20220122655 - Mathur; Rahul ;   et al. | 2022-04-21 |
CAM device with 3D CAM cells Grant 11,211,111 - Mathur , et al. December 28, 2 | 2021-12-28 |
Read Assist Circuitry for Memory Applications App 20210082496 - Mathur; Rahul ;   et al. | 2021-03-18 |
Selective clock adjustment during read and/or write memory operations Grant 10,896,707 - Chen , et al. January 19, 2 | 2021-01-19 |
Read assist circuitry for memory applications Grant 10,854,280 - Singh , et al. December 1, 2 | 2020-12-01 |
Redundancy circuitry for memory application Grant 10,839,934 - Mathur , et al. November 17, 2 | 2020-11-17 |
Selective Clock Adjustment During Read and/or Write Memory Operations App 20200194047 - Chen; Andy Wangkun ;   et al. | 2020-06-18 |
Level shifter with bypass Grant 10,535,386 - Chen , et al. Ja | 2020-01-14 |
Circuitry For Tracking Bias Voltage Behavior App 20190378550 - Mathur; Rahul ;   et al. | 2019-12-12 |
Redundancy Circuitry for Memory Application App 20190371424 - Mathur; Rahul ;   et al. | 2019-12-05 |
Circuitry for tracking bias voltage behavior Grant 10,497,414 - Mathur , et al. De | 2019-12-03 |
Read Assist Circuitry for Memory Applications App 20190066772 - Singh; Abhairaj ;   et al. | 2019-02-28 |
Level Shifter with Bypass App 20180342271 - Chen; Andy Wangkun ;   et al. | 2018-11-29 |
Clock generation circuitry for memory applications Grant 10,008,260 - Maiti , et al. June 26, 2 | 2018-06-26 |
Write assist circuitry Grant 9,997,217 - Goel , et al. June 12, 2 | 2018-06-12 |
Retention voltages for integrated circuits Grant 9,620,200 - Mangal , et al. April 11, 2 | 2017-04-11 |
SEC | 0001686794 | MATHUR RAHUL |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.