Masaki; Akira
Patent Applications and Registrations
Patent applications and USPTO patent grants for Masaki; Akira.The latest application filed is for "integrated circuit with multidimensional switch topology".
- Masaki; Akira - Musashino JP
- Masaki; Akira - Tokyo JP
- MASAKI; Akira - Noda-Shi JP
- Masaki; Akira - Noda JP
- Masaki; Akira - Yokohama JP
- Masaki, Akira - Kanagawa JP
- Masaki; Akira - Meguro JP
- Masaki; Akira - Kodaira JA
- Masaki; Akira - Kadaira JA
- Masaki; Akira - Sagamihara JA
- Masaki; Akira - Hatano-shi JA
| Patent | Date |
|---|---|
| Integrated circuit with multidimensional switch topology Grant 7,768,314 - Matsumoto , et al. August 3, 2 | 2010-08-03 |
| Integrated Circuit with Multidimensional Switch Topology App 20090009215 - Matsumoto; Yohei ; et al. | 2009-01-08 |
| Transporting Device App 20080006989 - MASAKI; Akira ; et al. | 2008-01-10 |
| Parallel folding apparatus of folding machine Grant 7,217,233 - Masaki , et al. May 15, 2 | 2007-05-15 |
| Liquid crystal cell with twist angle from 180 to 270 degrees and twisted optical compensating element Grant 7,019,804 - Kumagai , et al. March 28, 2 | 2006-03-28 |
| Parallel folding apparatus of folding machine App 20050245380 - Masaki, Akira ; et al. | 2005-11-03 |
| Liquid crystal display App 20040246418 - Kumagai, Yoshihiro ; et al. | 2004-12-09 |
| Systems and methods for recycling resources and circulating products Grant 5,436,843 - Kamejima , et al. July 25, 1 | 1995-07-25 |
| Semiconductor integrated circuit device having a signal transmission line pair interconnected by propagation delay time control resistance Grant 5,214,318 - Nakanishi , et al. May 25, 1 | 1993-05-25 |
| Information processing system Grant 5,165,010 - Masuda , et al. November 17, 1 | 1992-11-17 |
| High density integration of semiconductor circuit Grant 4,893,174 - Yamada , et al. January 9, 1 | 1990-01-09 |
| Lead arrangement for reducing voltage variation Grant 4,748,494 - Yamada , et al. May 31, 1 | 1988-05-31 |
| Output circuit having transistor monitor for matching output impedance to load impedance Grant 4,719,369 - Asano , et al. January 12, 1 | 1988-01-12 |
| Hybrid multilayer wiring board Grant 4,710,854 - Yamada , et al. December 1, 1 | 1987-12-01 |
| Fluctuation-free input buffer Grant 4,697,110 - Masuda , et al. September 29, 1 | 1987-09-29 |
| Device for cooling integrated circuit chip Grant 4,686,606 - Yamada , et al. August 11, 1 | 1987-08-11 |
| Cooling module for integrated circuit chips Grant 4,644,385 - Nakanishi , et al. February 17, 1 | 1987-02-17 |
| Stacked differentially driven transmission line on integrated circuit Grant 4,626,889 - Yamamoto , et al. December 2, 1 | 1986-12-02 |
| Semiconductor memory circuit and large scale integrated circuit using the same Grant 4,586,169 - Itoh , et al. April 29, 1 | 1986-04-29 |
| Level conversion input circuit Grant 4,563,601 - Asano , et al. January 7, 1 | 1986-01-07 |
| Cooling module for integrated circuit chips Grant 4,558,395 - Yamada , et al. December 10, 1 | 1985-12-10 |
| Semiconductor large scale integrated circuit chip having current switching type logical circuits Grant 3,909,636 - Masaki , et al. September 30, 1 | 1975-09-30 |
| Universal Logical Integrated Circuit Grant 3,818,252 - Chiba , et al. June 18, 1 | 1974-06-18 |
| Semiconductor Integrated Circuit Grant 3,760,200 - Taniguchi , et al. September 18, 1 | 1973-09-18 |
| Emitter-emitter Coupled Logic Circuit Device Grant 3,723,761 - Masaki March 27, 1 | 1973-03-27 |
| High-frequency Integrated Circuit Device Providing Impedance Matching Through Its External Leads Grant 3,628,105 - Sakai , et al. December 14, 1 | 1971-12-14 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 