loadpatents
name:-0.0069749355316162
name:-0.0082309246063232
name:-0.00048708915710449
Martonosi; Margaret Patent Filings

Martonosi; Margaret

Patent Applications and Registrations

Patent applications and USPTO patent grants for Martonosi; Margaret.The latest application filed is for "inter-core cooperative tlb prefetchers".

Company Profile
0.8.4
  • Martonosi; Margaret - Skillman NJ
  • Martonosi; Margaret - Princeton NJ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Inter-core Cooperative Tlb Prefetchers
App 20150058592 - Bhattacharjee; Abhishek ;   et al.
2015-02-26
Inter-core cooperative TLB prefetchers
Grant 8,880,844 - Bhattacharjee , et al. November 4, 2
2014-11-04
Fine-grained Cpu-gpu Synchronization Using Full/empty Bits
App 20140240327 - Lustig; Daniel ;   et al.
2014-08-28
Method and apparatus for reducing leakage power in a cache memory using adaptive time-based decay
Grant 7,472,302 - Hu , et al. December 30, 2
2008-12-30
Method and apparatus for reducing leakage power in a cache memory using adaptive time-based decay
App 20060041769 - Hu; Zhigang ;   et al.
2006-02-23
System and method of operand value based processor optimization by detecting a condition of pre-determined number of bits and selectively disabling pre-determined bit-fields by clock gating
Grant 6,745,336 - Martonosi , et al. June 1, 2
2004-06-01
Method and apparatus for reducing leakage power in a cache memory using adaptive time-based decay
App 20030145241 - Hu, Zhigang ;   et al.
2003-07-31
Method and apparatus for SAT solver architecture with very low synthesis and layout overhead
Grant 6,415,430 - Ashar , et al. July 2, 2
2002-07-02
Method and apparatus for edge-endpoint-based VLSI design rule checking
Grant 6,324,673 - Luo , et al. November 27, 2
2001-11-27
Configurable hardware system implementing Boolean Satisfiability and method thereof
Grant 6,247,164 - Ashar , et al. June 12, 2
2001-06-12
Implementation of boolean satisfiability with non-chronological backtracking in reconfigurable hardware
Grant 6,038,392 - Ashar , et al. March 14, 2
2000-03-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed