Marr; Deborah

Patent Applications and Registrations

Patent applications and USPTO patent grants for Marr; Deborah.The latest application filed is for "high confidence multiple branch offset predictor".

Company Profile

11.11.15

Marr; Deborah - Portland OR
Marr; Deborah - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and system for efficient floating-point compression Grant 11,416,248 - Sim , et al. August 16, 2	2022-08-16
Machine learning accelerator mechanism Grant 11,373,088 - Bleiweiss , et al. June 28, 2	2022-06-28
Memory-size- and bandwidth-efficient method for feeding systolic array matrix multipliers Grant 11,328,037 - Yinger , et al. May 10, 2	2022-05-10
High Confidence Multiple Branch Offset Predictor App 20220129763 - Bandishte; Sumeet ; et al.	2022-04-28
Hardware Accelerator Template And Design Framework For Implementing Recurrent Neural Networks App 20220121917 - NURVITADHI; Eriko ; et al.	2022-04-21
Hardware accelerator template and design framework for implementing recurrent neural networks Grant 11,216,722 - Nurvitadhi , et al. January 4, 2	2022-01-04
Apparatus and method for a high throughput parallel co-processor and interconnect with low offload latency Grant 10,915,328 - Pearce , et al. February 9, 2	2021-02-09
Architecture and method for data parallel single program multiple data (SPMD) execution Grant 10,831,505 - Pearce , et al. November 10, 2	2020-11-10
Apparatus and method for adaptable and efficient lane-wise tensor processing Grant 10,776,110 - Pearce , et al. September 15, 2	2020-09-15
Method and System for Efficient Floating-Point Compression App 20200225948 - SIM; Jaewoong ; et al.	2020-07-16
Apparatus And Method For A High Throughput Parallel Co-processor And Interconnect With Low Offload Latency App 20200192676 - Pearce; Jonathan ; et al.	2020-06-18
Architecture And Method For Data Parallel Single Program Multiple Data (spmd) Execution App 20200104139 - Pearce; Jonathan ; et al.	2020-04-02
Apparatus And Method For Adaptable And Efficient Lane-wise Tensor Processing App 20200104126 - Pearce; Jonathan ; et al.	2020-04-02
Microarchitecture enabling enhanced parallelism for sparse linear algebra operations having write-to-read dependencies Grant 10,387,037 - Venkatesh , et al. A	2019-08-20
Compute engine architecture to support data-parallel loops with reduction operations Grant 10,372,507 - Venkatesh , et al.	2019-08-06
Machine Learning Accelerator Mechanism App 20190205737 - Bleiweiss; Amit ; et al.	2019-07-04
Machine Learning Sparse Computation Mechanism For Arbitrary Neural Networks, Arithmetic Compute Microarchitecture, And Sparsity App 20190205746 - Nurvitadhi; Eriko ; et al.	2019-07-04
Heterogeneous hardware accelerator architecture for processing sparse matrix data with skewed non-zero distributions Grant 10,180,928 - Nurvitadhi , et al. Ja	2019-01-15
Memory-Size- and Bandwidth-Efficient Method for Feeding Systolic Array Matrix Multipliers App 20190012295 - Yinger; Jack Z. ; et al.	2019-01-10
Hardware accelerator architecture for processing very-sparse and hyper-sparse matrix data Grant 10,146,738 - Nurvitadhi , et al. De	2018-12-04
Heterogeneous Hardware Accelerator Architecture For Processing Sparse Matrix Data With Skewed Non-zero Distributions App 20180189239 - NURVITADHI; Eriko ; et al.	2018-07-05
Microarchitecture Enabling Enhanced Parallelism For Sparse Linear Algebra Operations Having Write-to-read Dependencies App 20180188961 - VENKATESH; Ganesh ; et al.	2018-07-05
Compute Engine Architecture To Support Data-parallel Loops With Reduction Operations App 20180189110 - VENKATESH; Ganesh ; et al.	2018-07-05
Hardware Accelerator Architecture And Template For Web-scale K-means Clustering App 20180189675 - NURVITADHI; Eriko ; et al.	2018-07-05
Hardware Accelerator Architecture For Processing Very-sparse And Hyper-sparse Matrix Data App 20180189234 - NURVITADHI; Eriko ; et al.	2018-07-05
Hardware Accelerator Template And Design Framework For Implementing Recurrent Neural Networks App 20180189638 - NURVITADHI; Eriko ; et al.	2018-07-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.