Marotta; Giulio
Patent Applications and Registrations
Patent applications and USPTO patent grants for Marotta; Giulio.The latest application filed is for "erasing physical memory blocks of non-volatile memory".
- Marotta; Giulio - Contigliano IT
- Marotta; Giulio - Contigliano Rieti
- Marotta; Giulio - Via Fontecerro IT
- Marotta; Giulio - Via Fontecerro SUD IT
- Marotta; Giulio - Contigliano RI
- Marotta; Giulio - Rieti IT
| Patent | Date |
|---|---|
| Erasing physical memory blocks of non-volatile memory Grant 9,196,368 - Marotta , et al. November 24, 2 | 2015-11-24 |
| Erasing Physical Memory Blocks Of Non-volatile Memory App 20140133226 - Marotta; Giulio ; et al. | 2014-05-15 |
| Dynamic SLC/MLC blocks allocations for non-volatile memory Grant 8,667,215 - Marotta , et al. March 4, 2 | 2014-03-04 |
| Dynamic Slc/mlc Blocks Allocations For Non-volatile Memory App 20130227203 - Marotta; Giulio ; et al. | 2013-08-29 |
| Dynamic SLC/MLC blocks allocations for non-volatile memory Grant 8,407,400 - Marotta , et al. March 26, 2 | 2013-03-26 |
| Dynamic Slc/mlc Blocks Allocations For Non-volatile Memory App 20100122016 - Marotta; Giulio ; et al. | 2010-05-13 |
| Output buffer strength trimming Grant 7,635,991 - Gallo , et al. December 22, 2 | 2009-12-22 |
| Variable impedance output buffer Grant 7,271,620 - Gallo , et al. September 18, 2 | 2007-09-18 |
| Variable impedence output buffer App 20070063730 - Gallo; Girolamo ; et al. | 2007-03-22 |
| Variable impedence output buffer Grant 7,161,376 - Gallo , et al. January 9, 2 | 2007-01-09 |
| Output buffer strength trimming App 20060261853 - Gallo; Girolamo ; et al. | 2006-11-23 |
| Variable impedence output buffer App 20060139051 - Gallo; Girolamo ; et al. | 2006-06-29 |
| Output buffer strength trimming Grant 7,064,582 - Gallo , et al. June 20, 2 | 2006-06-20 |
| Variable impedence output buffer Grant 7,034,575 - Gallo , et al. April 25, 2 | 2006-04-25 |
| Band-gap voltage reference Grant 6,906,956 - Marotta , et al. June 14, 2 | 2005-06-14 |
| Band-gap voltage reference App 20050007844 - Marotta, Giulio ; et al. | 2005-01-13 |
| Band-gap voltage reference Grant 6,795,343 - Marotta , et al. September 21, 2 | 2004-09-21 |
| Variable impedence output buffer App 20040170066 - Gallo, Girolamo ; et al. | 2004-09-02 |
| Output buffer strength trimming App 20040145388 - Gallo, Girolamo ; et al. | 2004-07-29 |
| Band-gap voltage reference App 20030202380 - Marotta, Giulio ; et al. | 2003-10-30 |
| Method of making floating-gate memory-cell array with digital logic transistors Grant 5,907,171 - Santin , et al. May 25, 1 | 1999-05-25 |
| Low voltage, high current pump for flash memory Grant 5,874,849 - Marotta , et al. February 23, 1 | 1999-02-23 |
| Programmable and convertible non-volatile memory array Grant 5,844,839 - Smayling , et al. December 1, 1 | 1998-12-01 |
| High efficiency, high voltage, low current charge pump Grant 5,815,026 - Santin , et al. September 29, 1 | 1998-09-29 |
| Programmable and convertible non-volatile memory array Grant 5,732,021 - Smayling , et al. March 24, 1 | 1998-03-24 |
| Programmable memory verify "0" and verify "1" circuit and method Grant 5,715,195 - Smayling , et al. February 3, 1 | 1998-02-03 |
| Voltage-current conversion circuit employing MOS transistor cells as synapses of neural network Grant 5,704,014 - Marotta , et al. December 30, 1 | 1997-12-30 |
| EEPROM with enhanced reliability by selectable V.sub.PP for write and erase Grant 5,703,807 - Smayling , et al. December 30, 1 | 1997-12-30 |
| Circuitry and method for selectively switching negative voltages in CMOS integrated circuits Grant 5,319,604 - Imondi , et al. June 7, 1 | 1994-06-07 |
| Data processing system for implementing architecture of neural network subject to learning process Grant 5,299,286 - Imondi , et al. March 29, 1 | 1994-03-29 |
| Learning system for a neural net of a suitable architecture, physically insertable in the learning process Grant 5,274,743 - Imondi , et al. December 28, 1 | 1993-12-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 