Markov; Viktor

Patent Applications and Registrations

Patent applications and USPTO patent grants for Markov; Viktor.The latest application filed is for "method of improving read current stability in analog non-volatile memory by program adjustment for memory cells exhibiting random telegraph noise".

Company Profile

8.12.14

Markov; Viktor - Santa Clara CA
Markov; Viktor - Sunnyvale CA
Markov; Viktor - Sunnnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of improving read current stability in analog non-volatile memory by program adjustment for memory cells exhibiting random telegraph noise Grant 11,309,042 - Markov , et al. April 19, 2	2022-04-19
Method Of Improving Read Current Stability In Analog Non-volatile Memory By Program Adjustment For Memory Cells Exhibiting Random Telegraph Noise App 20210407602 - Markov; Viktor ; et al.	2021-12-30
Method of improving read current stability in analog non-volatile memory cells by screening memory cells Grant 11,205,490 - Markov , et al. December 21, 2	2021-12-21
Method of improving read current stability in analog non-volatile memory using final bake in predetermined program state Grant 11,017,866 - Markov , et al. May 25, 2	2021-05-25
Method of improving read current stability in analog non-volatile memory by limiting time gap between erase and program Grant 10,991,433 - Markov , et al. April 27, 2	2021-04-27
Method Of Improving Read Current Stability In Analog Non-volatile Memory By Limiting Time Gap Between Erase And Program App 20210065811 - Markov; Viktor ; et al.	2021-03-04
Method Of Improving Read Current Stability In Analog Non-volatile Memory By Screening Memory Cells App 20210065837 - MARKOV; Viktor ; et al.	2021-03-04
Method Of Improving Read Current Stability In Analog Non-volatile Memory Using Final Bake In Predetermined Program State App 20210065817 - Markov; Viktor ; et al.	2021-03-04
Programming of memory cell having gate capacitively coupled to floating gate Grant 10,838,652 - Markov , et al. November 17, 2	2020-11-17
Programming Of Memory Cell Having Gate Capacitively Coupled To Floating Gate App 20200065023 - Markov; Viktor ; et al.	2020-02-27
System and method for programming split-gate, non-volatile memory cells Grant 10,079,061 - Qian , et al. September 18, 2	2018-09-18
System And Method For Programming Split-Gate, Non-volatile Memory Cells App 20160336072 - Qian; Xiaozhou ; et al.	2016-11-17
Method of testing data retention of a non-volatile memory cell having a floating gate Grant 8,576,648 - Markov , et al. November 5, 2	2013-11-05
Method of programming a split gate non-volatile floating gate memory cell having a separate erase gate Grant 8,488,388 - Markov , et al. July 16, 2	2013-07-16
Method Of Testing Data Retention Of A Non-volatile Memory Cell Having A Floating Gate App 20130114337 - Markov; Viktor ; et al.	2013-05-09
Method Of Programming A Split Gate Non-volatile Floating Gate Memory Cell Having A Separate Erase Gate App 20130107631 - Markov; Viktor ; et al.	2013-05-02
Split Gate Non-volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing App 20110127599 - Liu; Xian ; et al.	2011-06-02
Split gate non-volatile flash memory cell having a floating gate, control gate, select gate and an erase gate with an overhang over the floating gate, array and method of manufacturing Grant 7,927,994 - Liu , et al. April 19, 2	2011-04-19
Split Gate Non-volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing App 20110076816 - Liu; Xian ; et al.	2011-03-31
Split gate non-volatile flash memory cell having a floating gate, control gate, select gate and an erase gate with an overhang over the floating gate, array and method of manufacturing Grant 7,868,375 - Liu , et al. January 11, 2	2011-01-11
Split Gate Non-Volatile Flash Memory Cell Having a Floating Gate, Control Gate, Select Gate and an Erase Gate with an Overhang Over the Floating Gate, Array and Method of Manufacturing App 20100054043 - Liu; Xian ; et al.	2010-03-04
Split Gate Non-Volatile Flash Memory Cell Having A Floating Gate, Control Gate, Select Gate And An Erase Gate With An Overhang Over The Floating Gate, Array And Method Of Manufacturing App 20090039410 - Liu; Xian ; et al.	2009-02-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.