Marinissen; Erik J.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Marinissen; Erik J..The latest application filed is for "test architecture and method".
- Marinissen; Erik J. - Leuven N/A BE
- Marinissen; Erik J. - Eindhoven NL
| Patent | Date |
|---|---|
| Testing of an integrated circuit that contains secret information Grant 9,041,411 - Marinissen , et al. May 26, 2 | 2015-05-26 |
| Testing of an integrated circuit that contains secret information Grant 8,539,292 - Nieuwland , et al. September 17, 2 | 2013-09-17 |
| Test access architecture and method of testing a module in an electronic circuit Grant 7,620,866 - Marinissen , et al. November 17, 2 | 2009-11-17 |
| Test architecture and method App 20070208970 - Marinissen; Erik J. ; et al. | 2007-09-06 |
| Method and apparatus for testing a memory array using compressed responses Grant 6,721,911 - Marinissen , et al. April 13, 2 | 2004-04-13 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 