Manos; Peter Nicholas

Patent Applications and Registrations

Patent applications and USPTO patent grants for Manos; Peter Nicholas.The latest application filed is for "vertical transistor with hardening implantation".

Company Profile

2.8.11

Manos; Peter Nicholas - Eden Prairie MN
- Eden Prairie MN US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Patterning embedded control lines for vertically stacked semiconductor elements Grant 8,896,070 - Lee , et al. November 25, 2	2014-11-25
Vertical Transistor With Hardening Implantation App 20140097400 - Kim; Young Pil ; et al.	2014-04-10
Vertical transistor with hardening implatation Grant 08617952 -	2013-12-31
Vertical transistor with hardening implatation Grant 8,617,952 - Kim , et al. December 31, 2	2013-12-31
3d Array With Vertical Transistor App 20130302948 - Setiadi; Dadi ; et al.	2013-11-14
Patterning Embedded Control Lines for Vertically Stacked Semiconductor Elements App 20120199915 - Lee; Hyung-Kyu ; et al.	2012-08-09
Vertical non-volatile switch with punchthrough access and method of fabrication therefor Grant 8,208,285 - Khoury , et al. June 26, 2	2012-06-26
Conductive via plug formation Grant 8,193,089 - Khoueir , et al. June 5, 2	2012-06-05
Patterning embedded control lines for vertically stacked semiconductor elements Grant 8,183,126 - Lee , et al. May 22, 2	2012-05-22
Vertical Transistor Memory Array App 20120080725 - Manos; Peter Nicholas ; et al.	2012-04-05
Vertical Transistor With Hardening Implatation App 20120074488 - Kim; Young Pil ; et al.	2012-03-29
3d Memory Array With Vertical Transistor App 20120074466 - Setiadi; Dadi ; et al.	2012-03-29
Vertical Non-Volatile Switch with Punchthrough Access and Method of Fabrication Therefor App 20110170335 - Khoury; Maroun Georges ; et al.	2011-07-14
Active protection device for resistive random access memory (RRAM) formation Grant 7,965,538 - Ahn , et al. June 21, 2	2011-06-21
Conductive Via Plug Formation App 20110006436 - Khoueir; Antoine ; et al.	2011-01-13
Patterning Embedded Control Lines for Vertically Stacked Semiconductor Elements App 20110006377 - Lee; Hyung-Kyu ; et al.	2011-01-13
Vertical Non-Volatile Switch with Punchthrough Access and Method of Fabrication Therefor App 20110007547 - Khoury; Maroun Georges ; et al.	2011-01-13
Active Protection Device for Resistive Random Access Memory (RRAM) Formation App 20110007552 - Ahn; Yongchul ; et al.	2011-01-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.