Manger; Dirk

Patent Applications and Registrations

Patent applications and USPTO patent grants for Manger; Dirk.The latest application filed is for "method for forming semiconductor devices".

Company Profile

3.28.37

Manger; Dirk - Dresden DE
Manger, Dirk - Dresen DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for manufacturing a bipolar junction transistor Grant 10,672,895 - Manger , et al.	2020-06-02
Method for forming vertical field effect transistor devices having alternating drift regions and compensation regions Grant 10,608,103 - Tegen , et al.	2020-03-31
BiMOS device with a fully self-aligned emitter-silicon and method for manufacturing the same Grant 10,312,159 - Hoffmann , et al.	2019-06-04
Method for Forming Semiconductor Devices App 20190123190 - Tegen; Stefan ; et al.	2019-04-25
Vertical field effect transistor device having alternating drift regions and compensation regions Grant 10,164,086 - Tegen , et al. Dec	2018-12-25
Method For Manufacturing A Bipolar Junction Transistor App 20180323293 - MANGER; Dirk ; et al.	2018-11-08
Method for manufacturing a bipolar junction transistor Grant 10,020,387 - Manger , et al. July 10, 2	2018-07-10
BiMOS DEVICE WITH A FULLY SELF-ALIGNED EMITTER-SILICON AND METHOD FOR MANUFACTURING THE SAME App 20180166338 - HOFFMANN; Frank ; et al.	2018-06-14
BiMOS device with a fully self-aligned emitter-silicon and method for manufacturing the same Grant 9,812,369 - Hoffmann , et al. November 7, 2	2017-11-07
Method For Manufacturing A Bipolar Junction Transistor App 20170317198 - MANGER; Dirk ; et al.	2017-11-02
Semiconductor Devices and a Method for Forming Semiconductor Devices App 20170084734 - Tegen; Stefan ; et al.	2017-03-23
BiMOS DEVICE WITH A FULLY SELF-ALIGNED EMITTER-SILICON AND METHOD FOR MANUFACTURING THE SAME App 20160322257 - HOFFMANN; Frank ; et al.	2016-11-03
Integrated circuits having a contact region and methods for manufacturing the same Grant 7,915,667 - Knoefler , et al. March 29, 2	2011-03-29
Method for fabricating a capacitor Grant 7,863,149 - Kundalgurki , et al. January 4, 2	2011-01-04
Integrated circuit including a gate electrode Grant 7,829,892 - Luyken , et al. November 9, 2	2010-11-09
Method of fabricating a semiconductor device Grant 7,825,031 - Manger , et al. November 2, 2	2010-11-02
Method for forming a structure on a substrate and device Grant 7,737,049 - Manger , et al. June 15, 2	2010-06-15
Vertical device with sidewall spacer, methods of forming sidewall spacers and field effect transistors, and patterning method Grant 7,678,679 - Manger , et al. March 16, 2	2010-03-16
Hard mask layer stack and a method of patterning Grant 7,662,721 - Manger , et al. February 16, 2	2010-02-16
Integrated circuits; methods for manufacturing an integrated circuit; memory modules; computing systems Grant 7,649,779 - Ruttkowski , et al. January 19, 2	2010-01-19
Method for Manufacturing Contact Openings, Method for Manufacturing an Integrated Circuit, an Integrated Circuit App 20090321940 - Kunkel; Gerhard ; et al.	2009-12-31
Integrated Circuits Having a Contact Region and Methods for Manufacturing the Same App 20090309152 - Knoefler; Roman ; et al.	2009-12-17
Methods of Manufacturing a Semiconductor Device App 20090239314 - Haberjahn; Martin ; et al.	2009-09-24
Method of Fabricating a Semiconductor Device App 20090075462 - Manger; Dirk ; et al.	2009-03-19
Method for Forming a Structure on a Substrate and Device App 20090033362 - Manger; Dirk ; et al.	2009-02-05
Memory cell array and method of manufacturing the same Grant 7,473,952 - Manger , et al. January 6, 2	2009-01-06
Integrated Circuits; Methods for Manufacturing an Integrated Circuit; Memory Modules; Computing Systems App 20080285344 - Ruttkowski; Eike ; et al.	2008-11-20
Integrated circuit, cell, cell arrangement, method for manufacturing an integrated circuit, method for manufacturing a cell arrangement; memory module App 20080237738 - Kleint; Christoph Andreas ; et al.	2008-10-02
DRAM memory cell Grant 7,368,752 - Luyken , et al. May 6, 2	2008-05-06
Integrated Circuit Including A Gate Electrode App 20080054324 - Luyken; Richard J. ; et al.	2008-03-06
Trench capacitor and corresponding method of production Grant 7,339,224 - Manger March 4, 2	2008-03-04
Non-volatile memory array and method of fabricating the same App 20070269948 - Manger; Dirk	2007-11-22
Vertical device with sidewall spacer, methods of forming sidewall spacers and field effect transistors, and patterning method App 20070254442 - Manger; Dirk ; et al.	2007-11-01
Hard Mask Layer Stack And A Method Of Patterning App 20070243707 - Manger; Dirk ; et al.	2007-10-18
Hard mask layer stack and a method of patterning App 20070215986 - Manger; Dirk ; et al.	2007-09-20
Field effect transistor and method of manufacturing the same App 20070114616 - Manger; Dirk ; et al.	2007-05-24
Memory cell array and memory cell App 20070037345 - Manger; Dirk	2007-02-15
Trench storage capacitor App 20070034927 - Seidl; Harald ; et al.	2007-02-15
DRAM cell array and memory cell arrangement having vertical memory cells and methods for fabricating the same Grant 7,141,845 - Manger , et al. November 28, 2	2006-11-28
Memory cell array and method of manufacturing the same App 20060244024 - Manger; Dirk ; et al.	2006-11-02
Architecture for vertical transistor cells and transistor-controlled memory cells Grant 7,109,544 - Schloesser , et al. September 19, 2	2006-09-19
FinFet device and method of fabrication Grant 7,074,660 - Manger July 11, 2	2006-07-11
Method for fabricating a capacitor App 20060079049 - Kundalgurki; Srivatsa ; et al.	2006-04-13
Method for producing a memory cell of a memory cell field in a semiconductor memory Grant 7,005,346 - Manger February 28, 2	2006-02-28
Method for forming a hard mask in a layer on a planar device Grant 7,005,240 - Manger , et al. February 28, 2	2006-02-28
Integrated semiconductor memory with wordlines conductively connected to one another in pairs Grant 6,956,260 - Manger , et al. October 18, 2	2005-10-18
Semiconductor substrate with trenches of varying depth Grant 6,932,916 - Manger , et al. August 23, 2	2005-08-23
Semiconductor trench structure Grant 6,919,255 - Birner , et al. July 19, 2	2005-07-19
Method for locally heating a region in a semiconductor substrate Grant 6,900,130 - Manger May 31, 2	2005-05-31
DRAM cell array having vertical memory cells and methods for fabricating a DRAM cell array and a DRAM App 20050088895 - Manger, Dirk ; et al.	2005-04-28
DRAM cell array and memory cell arrangement having vertical memory cells and methods for fabricating the same App 20050083724 - Manger, Dirk ; et al.	2005-04-21
Line configuration for bit lines for contact-connecting at least one memory cell, semiconductor component with a line configuration and method for fabricating a line configuration Grant 6,861,688 - Manger , et al. March 1, 2	2005-03-01
Method for producing a memory cell of a memory cell field in a semiconductor memory App 20050032309 - Manger, Dirk	2005-02-10
FinFet device and method of fabrication App 20050014318 - Manger, Dirk	2005-01-20
Method of fabricating and architecture for vertical transistor cells and transistor-controlled memory cells App 20050001257 - Schloesser, Till ; et al.	2005-01-06
DRAM memory cell and method for fabricating such a DRAM memory cell App 20040266088 - Luyken, Richard J. ; et al.	2004-12-30
Trench capacitor and corresponding method of production App 20040245558 - Manger, Dirk	2004-12-09
Semiconductor trench structure App 20040126961 - Birner, Albert ; et al.	2004-07-01
Integrated semiconductor memory and fabrication method Grant 6,750,098 - Schlosser , et al. June 15, 2	2004-06-15
Method for locally heating a region in a semiconductor substrate App 20040067661 - Manger, Dirk	2004-04-08
Semiconductor substrate with trenches of varying depth App 20040029385 - Manger, Dirk ; et al.	2004-02-12
Integrated semiconductor memory and fabrication method App 20040014287 - Schlosser, Till ; et al.	2004-01-22
Integrated semiconductor memory and fabrication method App 20030232470 - Manger, Dirk ; et al.	2003-12-18
Method for forming a hard mask in a layer on a planar device App 20030157436 - Manger, Dirk ; et al.	2003-08-21
Line configuration for bit lines for contact-connecting at least one memory cell, semiconductor component with a line configuration and method for fabricating a line configuration App 20030087519 - Manger, Dirk ; et al.	2003-05-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.