Mandal; Manas

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mandal; Manas.The latest application filed is for "techniques for memory error isolation".

Company Profile

5.7.9

Mandal; Manas - Palo Alto CA
Mandal; Manas - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques for configuring a processor to function as multiple, separate processors Grant 11,249,905 - Duluk, Jr. , et al. February 15, 2	2022-02-15
Techniques For Memory Error Isolation App 20210294707 - Evans; Jonathon Stuart Ramsay ; et al.	2021-09-23
Techniques For Configuring A Processor To Function As Multiple, Separate Processors In A Virtualized Environment App 20210157651 - DULUK, Jr.; Jerome F. ; et al.	2021-05-27
Techniques For Configuring A Processor To Function As Multiple, Separate Processors App 20210073025 - DULUK, JR.; Jerome F. ; et al.	2021-03-11
Techniques For Configuring A Processor To Function As Multiple, Separate Processors App 20210073125 - DULUK, JR.; Jerome F. ; et al.	2021-03-11
Techniques For Configuring A Processor To Function As Multiple, Separate Processors App 20210073035 - DULUK, Jr.; Jerome F. ; et al.	2021-03-11
Techniques For Configuring A Processor To Function As Multiple, Separate Processors App 20210073042 - DULUK, Jr.; Jerome F. ; et al.	2021-03-11
Inline Error Detection And Correction Techniques App 20180121287 - Wasserman; Michael ; et al.	2018-05-03
System and method for virtual channel communication Grant 8,532,098 - Reed , et al. September 10, 2	2013-09-10
Raster operations unit with interleaving of read and write requests using PCI express Grant 8,035,647 - Bittel , et al. October 11, 2	2011-10-11
System And Method For Virtual Channel Communication App 20110128963 - Reed; David ; et al.	2011-06-02
Packet combiner for a packetized bus with dynamic holdoff time Grant 7,526,593 - Mandal , et al. April 28, 2	2009-04-28
Packet Combiner for a Packetized Bus with Dynamic Holdoff time App 20070079044 - Mandal; Manas ; et al.	2007-04-05
Method and apparatus for structured memory analysis of data processing systems and applications Grant 6,158,024 - Mandal December 5, 2	2000-12-05
Avoiding cache collisions between frequently accessed, pinned routines or data structures Grant 5,960,454 - Mandal , et al. September 28, 1	1999-09-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.