Malinowski; Arkadiusz

Patent Applications and Registrations

Patent applications and USPTO patent grants for Malinowski; Arkadiusz.The latest application filed is for "electrical isolation structure using reverse dopant implantation from source/drain region in semiconductor fin".

Company Profile

4.7.10

Malinowski; Arkadiusz - Dresden DE
Malinowski; Arkadiusz - Malta NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Electrical Isolation Structure Using Reverse Dopant Implantation From Source/drain Region In Semiconductor Fin App 20220285523 - Malinowski; Arkadiusz ; et al.	2022-09-08
Extended shallow trench isolation for ultra-low leakage in fin-type lateral bipolar junction transistor devices Grant 11,424,349 - Malinowski , et al. August 23, 2	2022-08-23
Extended Shallow Trench Isolation For Ultra-low Leakage In Fin-type Lateral Bipolar Junction Transistor Devices App 20220262931 - Malinowski; Arkadiusz ; et al.	2022-08-18
Lateral Bipolar Junction Transistor Device And Method Of Making Such A Device App 20220199810 - Malinowski; Arkadiusz ; et al.	2022-06-23
Epitaxial semiconductor material regions for transistor devices and methods of forming same Grant 11,362,177 - Malinowski , et al. June 14, 2	2022-06-14
Dual trench isolation structures Grant 11,239,315 - Mishra , et al. February 1, 2	2022-02-01
Epitaxial semiconductor material regions for transistor devices and methods of forming same Grant 11,205,699 - Malinowski , et al. December 21, 2	2021-12-21
Source/drain regions for transistor devices and methods of forming same Grant 11,094,822 - Malinowski , et al. August 17, 2	2021-08-17
Dual Trench Isolation Structures App 20210242306 - MISHRA; Shiv Kumar ; et al.	2021-08-05
Novel Source/drain Regions For Transistor Devices And Methods Of Forming Same App 20210234045 - Malinowski; Arkadiusz ; et al.	2021-07-29
Novel Epitaxial Semiconductor Material Regions For Transistor Devices And Methods Of Forming Same App 20210233999 - Malinowski; Arkadiusz ; et al.	2021-07-29
Novel Epitaxial Semiconductor Material Regions For Transistor Devices And Methods Of Forming Same App 20210118993 - Malinowski; Arkadiusz ; et al.	2021-04-22
Methods, Apparatus, And System For Reducing Leakage Current In Semiconductor Devices App 20200127120 - Malinowski; Arkadiusz ; et al.	2020-04-23
Methods, apparatus, and system for reducing leakage current in semiconductor devices Grant 10,546,943 - Malinowski , et al. Ja	2020-01-28
Methods, Apparatus, and System for Reducing Leakage Current in Semiconductor Devices App 20190326413 - Malinowski; Arkadiusz ; et al.	2019-10-24
Semiconductor Structure Including A Transistor Having Stress Creating Regions And Method For The Formation Thereof App 20170330970 - Malinowski; Arkadiusz ; et al.	2017-11-16
Semiconductor structure including a transistor having stress creating regions and method for the formation thereof Grant 9,812,573 - Malinowski , et al. November 7, 2	2017-11-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.