loadpatents
name:-0.0023019313812256
name:-0.015548944473267
name:-0.00055480003356934
Malamy; Adam Patent Filings

Malamy; Adam

Patent Applications and Registrations

Patent applications and USPTO patent grants for Malamy; Adam.The latest application filed is for "intra-picture prediction processor with dual stage computations".

Company Profile
0.11.1
  • Malamy; Adam - San Carlos CA
  • Malamy; Adam - Foster City CA
  • Malamy; Adam - Winchester MA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Intra-Picture Prediction Processor with Dual Stage Computations
App 20160269747 - Duenas; Alberto ;   et al.
2016-09-15
Identifying silhouette edges of objects to apply anti-aliasing
Grant 6,529,207 - Landau , et al. March 4, 2
2003-03-04
System and method for adjusting pixel parameters by subpixel positioning
Grant 6,219,070 - Baker , et al. April 17, 2
2001-04-17
Guard region and hither plane vertex modification for graphics rendering
Grant 6,144,387 - Liu , et al. November 7, 2
2000-11-07
Object-based anti-aliasing
Grant 6,115,050 - Landau , et al. September 5, 2
2000-09-05
System and method of selecting level of detail in texture mapping
Grant 6,100,898 - Malamy , et al. August 8, 2
2000-08-08
Polygon rendering method and system with dedicated setup engine
Grant 6,094,201 - Malamy , et al. July 25, 2
2000-07-25
Method and apparatus for testing cache RAM residing on a microprocessor
Grant 5,781,721 - Hayes , et al. July 14, 1
1998-07-14
Cache memory system with independently accessible subdivided cache tag arrays
Grant 5,675,765 - Malamy , et al. October 7, 1
1997-10-07
Instruction and data cache with a shared TLB for split accesses and snooping in the same clock cycle
Grant 5,440,707 - Hayes , et al. August 8, 1
1995-08-08
Cache miss buffer adapted to satisfy read requests to portions of a cache fill in progress without waiting for the cache fill to complete
Grant 5,353,426 - Patel , et al. October 4, 1
1994-10-04
Methods and apparatus for implementing a pseudo-LRU cache memory replacement scheme with a locking feature
Grant 5,353,425 - Malamy , et al. October 4, 1
1994-10-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed