Maki; Yasuhiko

Patent Applications and Registrations

Patent applications and USPTO patent grants for Maki; Yasuhiko.The latest application filed is for "semiconductor memory device and control method thereof".

Company Profile

0.11.9

Maki; Yasuhiko - Kawasaki JP
Maki; Yasuhiko - Sagamihara JP
Maki; Yasuhiko - Kanagawa JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor memory device and control method thereof Grant 7,995,407 - Maki August 9, 2	2011-08-09
Semiconductor Memory Device And Control Method Thereof App 20090046523 - MAKI; Yasuhiko	2009-02-19
Semiconductor memory including self-timing circuit Grant 7,457,182 - Maki , et al. November 25, 2	2008-11-25
Write margin of SRAM cells improved by controlling power supply voltages to the inverters via corresponding bit lines Grant 7,447,058 - Maki , et al. November 4, 2	2008-11-04
Integrated circuit device having a test circuit to measure AC characteristics of internal memory macro Grant 7,421,364 - Maki September 2, 2	2008-09-02
Semiconductor device Grant 7,411,813 - Maki August 12, 2	2008-08-12
Semiconductor memory device Grant 7,327,599 - Maki February 5, 2	2008-02-05
Semiconductor memory device App 20070201263 - Maki; Yasuhiko	2007-08-30
Semiconductor memory App 20070081407 - Maki; Yasuhiko ; et al.	2007-04-12
Semiconductor memory including self-timing circuit App 20060239094 - Maki; Yasuhiko ; et al.	2006-10-26
Integrated circuit device having a test circuit to measure AC characteristics of internal memory macro App 20060126412 - Maki; Yasuhiko	2006-06-15
Semiconductor device App 20060013036 - Maki; Yasuhiko	2006-01-19
Semiconductor memory device having self-timing circuit Grant 6,870,777 - Maki March 22, 2	2005-03-22
Semiconductor device Grant 6,809,404 - Maki October 26, 2	2004-10-26
Semiconductor device App 20030218932 - Maki, Yasuhiko	2003-11-27
Semiconductor memory device having self-timing circuit App 20020191446 - Maki, Yasuhiko	2002-12-19
Precharge circuit with small width App 20020126555 - Maki, Yasuhiko	2002-09-12
Logic circuit using bipolar complementary metal oxide semiconductor gate and semiconductor memory device having the logic circuit Grant 4,961,170 - October 2, 1	1990-10-02
Logic circuit using bipolar complementary metal oxide semiconductor gate and semiconductor memory device having the logic circuit Grant 4,906,868 - Maki , et al. March 6, 1	1990-03-06
Semiconductor memory device having redundancy circuit portion Grant 4,757,474 - Fukushi , et al. July 12, 1	1988-07-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.