MAITRA; Kingsuk

Patent Applications and Registrations

Patent applications and USPTO patent grants for MAITRA; Kingsuk.The latest application filed is for "autonomous control of supervisory setpoints using artificial intelligence".

Company Profile

3.20.22

MAITRA; Kingsuk - Milpitas CA
Maitra; Kingsuk - San Jose CA
Maitra; Kingsuk - Guilderland NY
Maitra; Kingsuk - Yorktown Heights NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Autonomous Control Of Supervisory Setpoints Using Artificial Intelligence App 20220113049 - MAITRA; Kingsuk ; et al.	2022-04-14
Steerable Optical Assemblies App 20210132363 - PU; Chuan ; et al.	2021-05-06
Steerable optical assemblies Grant 10,890,755 - Pu , et al. January 12, 2	2021-01-12
Steerable Optical Assemblies App 20190369386 - PU; Chuan ; et al.	2019-12-05
Reliability aware thermal design Grant 9,495,491 - Maitra , et al. November 15, 2	2016-11-15
Integrated circuit with semiconductor fin fuse Grant 9,219,040 - Mann , et al. December 22, 2	2015-12-22
Reliability Aware Thermal Design App 20150261901 - Maitra; Kingsuk ; et al.	2015-09-17
Strained silicon carbide channel for electron mobility of NMOS Grant 8,963,255 - Wahl , et al. February 24, 2	2015-02-24
Method to enable compressively strained pFET channel in a FinFET structure by implant and thermal diffusion Grant 8,900,973 - Berliner , et al. December 2, 2	2014-12-02
Strained Silicon Carbide Channel For Electron Mobility Of Nmos App 20140203298 - WAHL; Jeremy A. ; et al.	2014-07-24
Electronic device having plural FIN-FETs with different FIN heights and planar FETs on the same substrate Grant 8,759,904 - Wahl , et al. June 24, 2	2014-06-24
Strained silicon carbide channel for electron mobility of NMOS Grant 8,722,482 - Wahl , et al. May 13, 2	2014-05-13
Methods of forming high mobility fin channels on three dimensional semiconductor devices Grant 8,669,147 - Pham , et al. March 11, 2	2014-03-11
Integrated Circuit With A Fin-based Fuse, And Related Fabrication Method App 20140021579 - Mann; Randy W. ; et al.	2014-01-23
Methods Of Forming High Mobility Fin Channels On Three Dimensional Semiconductor Devices App 20130330916 - Pham; Daniel T. ; et al.	2013-12-12
Integrated circuit with a fin-based fuse, and related fabrication method Grant 8,569,116 - Mann , et al. October 29, 2	2013-10-29
FIN-FET device and method and integrated circuits using such Grant 8,460,984 - Wahl , et al. June 11, 2	2013-06-11
Method To Enable Compressively Strained Pfet Channel In A Finfet Structure By Implant And Thermal Diffusion App 20130052801 - Berliner; Nathaniel C. ; et al.	2013-02-28
Combined Planar Fet And Fin-fet Devices And Methods App 20130049136 - Wahl; Jeremy A. ; et al.	2013-02-28
Integrated Circuit With A Fin-based Fuse, And Related Fabrication Method App 20130001741 - Mann; Randy ; et al.	2013-01-03
Fin-fet Device And Method And Integrated Circuits Using Such App 20120313169 - Wahl; Jeremy ; et al.	2012-12-13
Inducing Stress In Fin-fet Device App 20120070947 - Basker; Veeraraghavan S. ; et al.	2012-03-22
Strained Silicon Carbide Channel For Electron Mobility Of Nmos App 20110227094 - Wahl; Jeremy A. ; et al.	2011-09-22
Semiconductor circuit including a long channel device and a short channel device Grant 7,880,236 - Kerber , et al. February 1, 2	2011-02-01
Extremely-thin silicon-on-insulator transistor with raised source/drain Grant 7,871,869 - Cartier , et al. January 18, 2	2011-01-18
Methods For Fabricating Semiconductor Devices Minimizing Under-oxide Regrowth App 20100184265 - Maitra; Kingsuk ; et al.	2010-07-22
Methods for fabricating semiconductor devices minimizing under-oxide regrowth Grant 7,759,205 - Maitra , et al. July 20, 2	2010-07-20
Soi Substrates And Devices On Soi Substrates Having A Silicon Nitride Diffusion Inhibition Layer And Methods For Fabricating App 20100038686 - MAITRA; Kingsuk ; et al.	2010-02-18
Semiconductor Circuit Including A Long Channel Device And A Short Channel Device App 20100019313 - KERBER; Andreas ; et al.	2010-01-28
Extremely-thin silicon-on-insulator transistor with raised source/drain Grant 7,652,332 - Cartier , et al. January 26, 2	2010-01-26
Extremely-thin Silicon-on-insulator Transistor With Raised Source/drain App 20090311836 - CARTIER; EDUARD A. ; et al.	2009-12-17
Mos Transistors For Thin Soi Integration And Methods For Fabricating The Same App 20090045458 - IACOPONI; John A. ; et al.	2009-02-19
Extremely-thin Silicon-on-insulator Transistor With Raised Source/drain App 20090039426 - CARTIER; EDUARD A. ; et al.	2009-02-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.