Mair; Hugh T.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mair; Hugh T..The latest application filed is for "two word line sram cell with strong-side word line boost for write provided by weak-side word line".

Company Profile

0.14.21

Mair; Hugh T. - Fairview TX
Mair, Hugh T - Fairview TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Two word line SRAM cell with strong-side word line boost for write provided by weak-side word line Grant 8,300,451 - Mair , et al. October 30, 2	2012-10-30
Apparatus and method for accelerating simulations and designing integrated circuits and other systems Grant 8,301,431 - Heragu , et al. October 30, 2	2012-10-30
Local sensing and feedback for an SRAM array Grant 8,064,275 - Houston , et al. November 22, 2	2011-11-22
Two Word Line Sram Cell With Strong-side Word Line Boost For Write Provided By Weak-side Word Line App 20110242879 - Mair; Hugh T. ; et al.	2011-10-06
Memory Power Management Systems And Methods App 20110216619 - Mair; Hugh T. ; et al.	2011-09-08
Memory power management systems and methods Grant 7,961,546 - Mair , et al. June 14, 2	2011-06-14
System and method for auto-power gating synthesis for active leakage reduction Grant 7,920,020 - Wang , et al. April 5, 2	2011-04-05
Local Sensing And Feedback For An Sram Array App 20110007580 - Houston; Theodore W. ; et al.	2011-01-13
System And Method For Auto-power Gating Synthesis For Active Leakage Reduction App 20100253387 - WANG; ALICE ; et al.	2010-10-07
System and method for auto-power gating synthesis for active leakage reduction Grant 7,760,011 - Wang , et al. July 20, 2	2010-07-20
Memory Power Management Systems and Methods App 20100103760 - Mair; Hugh T. ; et al.	2010-04-29
Ultra low area overhead retention flip-flop for power-down applications Grant 7,639,056 - Gururajarao , et al. December 29, 2	2009-12-29
Static Random Access Memory Cell App 20090303776 - MAIR; Hugh T.	2009-12-10
Power savings with a level-shifting boundary isolation flip-flop (LSIFF) and a clock controlled data retention scheme Grant 7,622,955 - Vilangudipitchai , et al. November 24, 2	2009-11-24
Power Savings With A Level-shifting Boundary Isolation Flip-flop (lsiff) And A Clock Controlled Data Retention Scheme App 20090262588 - VILANGUDIPITCHAI; RAMAPRASATH ; et al.	2009-10-22
Potential and rate adjust header switch circuitry reducing transient current Grant 7,570,100 - Dong , et al. August 4, 2	2009-08-04
Apparatus And Method For Accelerating Simulations And Designing Integrated Circuits And Other Systems App 20090177451 - HERAGU; KEERTHINARAYAN P. ; et al.	2009-07-09
Adaptive voltage control for performance and energy optimization Grant 7,498,870 - Mair , et al. March 3, 2	2009-03-03
System and Method for Auto-Power Gating Synthesis for Active Leakage Reduction App 20090039952 - Wang; Alice ; et al.	2009-02-12
System and method for IDDQ measurement in system on a chip (SOC) design Grant 7,282,905 - Chen , et al. October 16, 2	2007-10-16
Integrated Header Switch with Low-Leakage PMOS and High-Leakage NMOS Transistors App 20070120578 - Mair; Hugh T. ; et al.	2007-05-31
System and Method for Reducing Power-On-Transient Current Magnitude App 20070103202 - Mair; Hugh T. ; et al.	2007-05-10
Integrated header switch with low-leakage PMOS and high-leakage NMOS transistors Grant 7,164,291 - Mair , et al. January 16, 2	2007-01-16
Ultra low area overhead retention flip-flop for power-down applications App 20060267654 - Gururajarao; Sumanth Katte ; et al.	2006-11-30
System and method for reducing power-on transient current magnitude Grant 7,142,019 - Mair , et al. November 28, 2	2006-11-28
System and method for IDDQ measurement in system on a chip (SOC) design App 20060125470 - Chen; Wei ; et al.	2006-06-15
Selectable application of offset to dynamically controlled voltage supply App 20060091385 - Mair; Hugh T. ; et al.	2006-05-04
System and method for reducing power-on transient current magnitude App 20060049849 - Mair; Hugh T. ; et al.	2006-03-09
Integrated header switch with low-leakage PMOS and high-leakage NMOS transistors App 20060033525 - Mair; Hugh T. ; et al.	2006-02-16
Switch driver with slew rate control App 20060033551 - Dong; Wei ; et al.	2006-02-16
Retention register with normal functionality independent of retention power supply Grant 6,989,702 - Ko , et al. January 24, 2	2006-01-24
Adaptive voltage control for performance and energy optimization App 20050194592 - Mair, Hugh T. ; et al.	2005-09-08
System and method for achieving low power standby and fast relock for digital phase lock loop App 20050189972 - Foo, Tim ; et al.	2005-09-01
Retention register with normal functionality independent of retention power supply App 20040051574 - Ko, Uming ; et al.	2004-03-18
Rentention register for system-transparent state retention App 20040008071 - Ko, Uming ; et al.	2004-01-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.