loadpatents
Patent applications and USPTO patent grants for Mai; Karen.The latest application filed is for "method of forming the n-mos and p-mos gates of a cmos semiconductor device".
Patent | Date |
---|---|
Profile confinement to improve transistor performance Grant 7,498,642 - Chen , et al. March 3, 2 | 2009-03-03 |
Method of forming the N-MOS and P-MOS gates of a CMOS semiconductor device App 20060263992 - Chen; Chien-Hao ;   et al. | 2006-11-23 |
Profile confinement to improve transistor performance App 20060244080 - Chen; Chien-Hao ;   et al. | 2006-11-02 |
Semiconductor device and method for fabricating the same App 20060154425 - Yang; Ming-Ho ;   et al. | 2006-07-13 |
Methods and systems for rapid thermal processing App 20060035477 - Mai; Karen ;   et al. | 2006-02-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.