loadpatents
Patent applications and USPTO patent grants for Mahant-Shetti; Shivaling S..The latest application filed is for "absolute time scale clock".
Patent | Date |
---|---|
Low complexity CDMA receiver Grant 7,068,617 - Mahant-Shetti , et al. June 27, 2 | 2006-06-27 |
CMOS sensor camera with on-chip image compression Grant 6,954,231 - Mahant-Shetti October 11, 2 | 2005-10-11 |
Method and apparatus for compensation of point noise in CMOS imagers Grant 6,529,238 - Mahant-Shetti , et al. March 4, 2 | 2003-03-04 |
Absolute time scale clock App 20020126583 - Aton, Thomas J. ;   et al. | 2002-09-12 |
CMOS sensor camera with on-chip image compression Grant 6,417,882 - Mahant-Shetti July 9, 2 | 2002-07-09 |
CMOS sensor camera with on-chip image compression App 20020085110 - Mahant-Shetti, Shivaling S. | 2002-07-04 |
Efficient implementation of error approximation in blind equalization of data communications Grant 6,370,191 - Mahant-Shetti , et al. April 9, 2 | 2002-04-09 |
Data converter with vertical resistor meander App 20020005796 - Tran, Hiep V. ;   et al. | 2002-01-17 |
Method and device for adding and subtracting thermometer coded data Grant 6,226,664 - Ng , et al. May 1, 2 | 2001-05-01 |
Auto-calibrating resistor string in a data converter Grant 6,204,785 - Fattaruso , et al. March 20, 2 | 2001-03-20 |
Method and device for determining hamming distance between two multi-bit digital words Grant 5,951,711 - Mahant-Shetti , et al. September 14, 1 | 1999-09-14 |
Multiply accumulate unit for processing a signal and method of operation Grant 5,930,160 - Mahant-Shetti July 27, 1 | 1999-07-27 |
Distributed processing memory chip with embedded logic having both data memory and broadcast memory Grant 5,751,987 - Mahant-Shetti , et al. May 12, 1 | 1998-05-12 |
Method and device for adding and subtracting thermometer coded data Grant 5,699,287 - Ng , et al. December 16, 1 | 1997-12-16 |
Signal transmission system and method of operation Grant 5,654,981 - Mahant-Shetti , et al. August 5, 1 | 1997-08-05 |
Apparatus, systems and methods for implementing memory embedded search arithmetic logic unit Grant 5,528,550 - Pawate , et al. June 18, 1 | 1996-06-18 |
Single integrated circuit having both a memory array and an arithmetic and logic unit (ALU) Grant 5,398,198 - Mahant-Shetti , et al. March 14, 1 | 1995-03-14 |
Elevated CMOS Grant 5,293,053 - Malhi , et al. * March 8, 1 | 1994-03-08 |
Memory cell circuit and array Grant 5,287,304 - Harward , et al. February 15, 1 | 1994-02-15 |
Scanning electron microscope based parametric testing method and apparatus Grant 5,159,752 - Mahant-Shetti , et al. * November 3, 1 | 1992-11-03 |
Flip-chip test socket adaptor and method Grant 5,073,117 - Malhi , et al. December 17, 1 | 1991-12-17 |
Elevated CMOS Grant 5,072,276 - Malhi , et al. December 10, 1 | 1991-12-10 |
Memory cell circuit and operation thereof Grant 5,068,825 - Mahant-Shetti , et al. November 26, 1 | 1991-11-26 |
Flip-chip test socket adaptor and method Grant 5,006,792 - Malhi , et al. April 9, 1 | 1991-04-09 |
Scanning electron microscope based parametric testing method and apparatus Grant 4,978,908 - Mahant-Shetti , et al. December 18, 1 | 1990-12-18 |
Method and apparatus for measuring the capacitance of complementary field-effect transistor devices Grant 4,795,964 - Mahant-Shetti , et al. January 3, 1 | 1989-01-03 |
Memory decoding circuit Grant 4,723,228 - Shah , et al. February 2, 1 | 1988-02-02 |
Memory with configuration RAM Grant 4,604,727 - Shah , et al. August 5, 1 | 1986-08-05 |
Memory with redundancy Grant 4,601,019 - Shah , et al. July 15, 1 | 1986-07-15 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.