loadpatents
name:-0.012824058532715
name:-0.010789155960083
name:-0.00048708915710449
Mahalingam; L. M. Patent Filings

Mahalingam; L. M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mahalingam; L. M..The latest application filed is for "semiconductor devices with a thermally conductive layer and methods of their fabrication".

Company Profile
0.10.11
  • Mahalingam; L. M. - Scottsdale AZ
  • Mahalingam; L M - Scottsdale AZ US
  • Mahalingam; L. M. - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor devices with a thermally conductive layer and methods of their fabrication
Grant 10,074,588 - Viswanathan , et al. September 11, 2
2018-09-11
Semiconductor Devices with a Thermally Conductive Layer and Methods of Their Fabrication
App 20170207142 - Viswanathan; Lakshminarayan ;   et al.
2017-07-20
Semiconductor devices with a thermally conductive layer
Grant 9,614,046 - Viswanathan , et al. April 4, 2
2017-04-04
Semiconductor Devices With A Thermally Conductive Layer
App 20160308010 - Viswanathan; Lakshminarayan ;   et al.
2016-10-20
Semiconductor device with mechanical lock features between a semiconductor die and a substrate
Grant 9,425,161 - Viswanathan , et al. August 23, 2
2016-08-23
Semiconductor devices with a thermally conductive layer and methods of their fabrication
Grant 9,362,198 - Viswanathan , et al. June 7, 2
2016-06-07
Packaged RF amplifier devices and methods of manufacture thereof
Grant 9,337,774 - Szymanowski , et al. May 10, 2
2016-05-10
Packaged Rf Amplifier Devices And Methods Of Manufacture Thereof
App 20160087586 - SZYMANOWSKI; MARGARET A. ;   et al.
2016-03-24
Semiconductor Device With Mechanical Lock Features Between A Semiconductor Die And A Substrate
App 20150333031 - VISWANATHAN; LAKSHMINARAYAN ;   et al.
2015-11-19
Semiconductor Devices With A Thermally Conductive Layer And Methods Of Their Fabrication
App 20150294921 - VISWANATHAN; LAKSHMINARAYAN ;   et al.
2015-10-15
Packaged semiconductor devices and methods of their fabrication
Grant 9,099,567 - Viswanathan , et al. August 4, 2
2015-08-04
Packaged Semiconductor Devices And Methods Of Their Fabrication
App 20150146399 - VISWANATHAN; LAKSHMINARAYAN ;   et al.
2015-05-28
Heatsink moldlocks
Grant 8,310,042 - Elliott , et al. November 13, 2
2012-11-13
Semiconductor device with a buffer region with tightly-packed filler particles
Grant 7,701,074 - Condie , et al. April 20, 2
2010-04-20
Heatsink Moldlocks
App 20060220187 - Elliott; Alexander J. ;   et al.
2006-10-05
High impedance radio frequency power plastic package
App 20040241913 - Mclaughlin, Robert J. ;   et al.
2004-12-02
Miniature moldlocks for heatsink or flag for an overmolded plastic package
App 20040113262 - Elliott, Alexander J. ;   et al.
2004-06-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed