Mahajan; Sunit S.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Mahajan; Sunit S..The latest application filed is for "anneal techniques for chalcogenide semiconductors".
- Mahajan; Sunit S. - Somers NY
- Mahajan; Sunit S. - Clifton Park NY
- Mahajan; Sunit S. - Halfmoon NY
| Patent | Date |
|---|---|
| Anneal techniques for chalcogenide semiconductors Grant 10,672,939 - Mahajan , et al. | 2020-06-02 |
| Method of charge controlled patterning during reactive ion etching Grant 10,573,526 - Mahajan , et al. Feb | 2020-02-25 |
| Anneal Techniques for Chalcogenide Semiconductors App 20190123232 - Mahajan; Sunit S. ; et al. | 2019-04-25 |
| Anneal techniques for chalcogenide semiconductors Grant 10,096,738 - Mahajan , et al. October 9, 2 | 2018-10-09 |
| Spin-selective electron relay Grant 9,960,207 - Mahajan May 1, 2 | 2018-05-01 |
| Spin-selective Electron Relay App 20180108706 - Mahajan; Sunit S. | 2018-04-19 |
| Anneal Techniques for Chalcogenide Semiconductors App 20180083155 - Mahajan; Sunit S. ; et al. | 2018-03-22 |
| Anneal techniques for chalcogenide semiconductors Grant 9,837,574 - Mahajan , et al. December 5, 2 | 2017-12-05 |
| Deep trench sidewall etch stop Grant 9,748,250 - Hoyos , et al. August 29, 2 | 2017-08-29 |
| Using tensile mask to minimize buckling in substrate Grant 9,741,581 - Mahajan , et al. August 22, 2 | 2017-08-22 |
| Using Tensile Mask To Minimize Buckling In Substrate App 20170200614 - Mahajan; Sunit S. ; et al. | 2017-07-13 |
| Method of Charge Controlled Patterning During Reactive ION Etching App 20170076951 - Mahajan; Sunit S. ; et al. | 2017-03-16 |
| Controlling epitaxial growth over eDRAM deep trench and eDRAM so formed Grant 9,589,965 - Smith , et al. March 7, 2 | 2017-03-07 |
| Source/drain terminal contact and method of forming same Grant 9,583,397 - Deniz , et al. February 28, 2 | 2017-02-28 |
| Deep Trench Sidewall Etch Stop App 20160358954 - Hoyos; Diego A. ; et al. | 2016-12-08 |
| Method of charge controlled patterning during reactive ion etching Grant 9,496,148 - Mahajan , et al. November 15, 2 | 2016-11-15 |
| Anneal techniques for chalcogenide semiconductors Grant 9,472,709 - Mahajan , et al. October 18, 2 | 2016-10-18 |
| Anneal Techniques for Chalcogenide Semiconductors App 20160237561 - Mahajan; Sunit S. ; et al. | 2016-08-18 |
| Anneal Techniques for Chalcogenide Semiconductors App 20160240723 - Mahajan; Sunit S. ; et al. | 2016-08-18 |
| Anneal techniques for chalcogenide semiconductors Grant 9,349,906 - Mahajan , et al. May 24, 2 | 2016-05-24 |
| Anneal Techniques For Chalcogenide Semiconductors App 20160093762 - Mahajan; Sunit S. ; et al. | 2016-03-31 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 