Magoshi; Hidetaka

Patent Applications and Registrations

Patent applications and USPTO patent grants for Magoshi; Hidetaka.The latest application filed is for "methods and apparatus for controlling hierarchical cache memory".

Company Profile

0.19.19

Magoshi; Hidetaka - Palo Alto CA
Magoshi; Hidetaka - Tokyo JP
Magoshi; Hidetaka - Foster City CA
Magoshi; Hidetaka - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Hybrid multiple bit-depth video processing architecture Grant 8,212,828 - Wells , et al. July 3, 2	2012-07-03
Methods and apparatus for controlling hierarchical cache memory Grant 7,870,340 - Magoshi January 11, 2	2011-01-11
Methods and apparatus for controlling hierarchical cache memory App 20090063772 - Magoshi; Hidetaka	2009-03-05
Methods and apparatus for controlling hierarchical cache memory Grant 7,461,207 - Magoshi December 2, 2	2008-12-02
Methods and apparatus for customizing a rewritable storage medium Grant 7,412,607 - Magoshi August 12, 2	2008-08-12
System and method for processing complex computer instructions Grant 7,398,373 - Magoshi July 8, 2	2008-07-08
Methods and apparatus for composing an identification number Grant 7,269,745 - Magoshi September 11, 2	2007-09-11
Hybrid multiple bit-depth video processing architecture App 20070153013 - Wells; Aaron G. ; et al.	2007-07-05
Methods and apparatus for multi-processing execution of computer instructions Grant 7,162,620 - Magoshi January 9, 2	2007-01-09
Methods and apparatus for customizing a rewritable storage medium App 20060259787 - Magoshi; Hidetaka	2006-11-16
System and method for processing complex computer instructions App 20060212690 - Magoshi; Hidetaka	2006-09-21
Methods and apparatus for customizing a rewritable storage medium Grant 7,107,461 - Magoshi September 12, 2	2006-09-12
System and method for processing complex computer instructions Grant 7,100,023 - Magoshi August 29, 2	2006-08-29
Methods and apparatus for controlling hierarchical cache memory App 20060075193 - Magoshi; Hidetaka	2006-04-06
Methods and apparatus for controlling hierarchical cache memory Grant 7,024,519 - Magoshi April 4, 2	2006-04-04
Counting instructions to skip in superscaler processor Grant 6,988,187 - Magoshi January 17, 2	2006-01-17
Method for creating a database such as a dictionary used for a word conversion system Grant 6,961,464 - Magoshi , et al. November 1, 2	2005-11-01
Methods and apparatus for controlling a cache memory Grant 6,816,946 - Magoshi November 9, 2	2004-11-09
Methods and apparatus for controlling a cache memory Grant 6,751,707 - Magoshi June 15, 2	2004-06-15
Methods and apparatus for controlling a cache memory App 20040003178 - Magoshi, Hidetaka	2004-01-01
Low power clock distribution methodology Grant 6,667,647 - Magoshi December 23, 2	2003-12-23
Methods and apparatus for composing an identification number App 20030229800 - Magoshi, Hidetaka	2003-12-11
Apparatus and method for distributing a clock signal on a large scale integrated circuit Grant 6,661,736 - Magoshi December 9, 2	2003-12-09
Methods and apparatus for customizing a rewritable storage medium App 20030226026 - Magoshi, Hidetaka	2003-12-04
Methods and apparatus for controlling hierarchical cache memory App 20030208658 - Magoshi, Hidetaka	2003-11-06
Methods and apparatus for controlling a cache memory App 20030208661 - Magoshi, Hidetaka	2003-11-06
Methods and apparatus for processing pipeline instructions App 20030182541 - Magoshi, Hidetaka	2003-09-25
Methods and apparatus for multi-processing execution of computer instructions App 20030177343 - Magoshi, Hidetaka	2003-09-18
Apparatus and method for distributing a clock signal on a large scale integrated circuit Grant 6,538,957 - Magoshi March 25, 2	2003-03-25
Apparatus and method for distributing a clock signal on a large scale integrated circuit App 20030052343 - Magoshi, Hidetaka	2003-03-20
System and method for processing complex computer instructions App 20030046515 - Magoshi, Hidetaka	2003-03-06
Low power clock distribution methodology App 20020190775 - Magoshi, Hidetaka	2002-12-19
Parallel arithmetic apparatus, entertainment apparatus, processing method, computer program and semiconductor device App 20020143838 - Magoshi, Hidetaka	2002-10-03
Method for creating a database such as a dictionary used for a word conversion system App 20020118876 - Magoshi, Hidetaka ; et al.	2002-08-29
Method for providing services App 20020072973 - Magoshi, Hidetaka	2002-06-13
Entertainment apparatus having image and sound controlling system App 20020032744 - Magoshi, Hidetaka ; et al.	2002-03-14
Exception processing in superscalar microprocessor Grant 6,341,324 - Caulk, Jr. , et al. January 22, 2	2002-01-22
Flip-flop for scan test chain Grant 5,886,901 - Magoshi March 23, 1	1999-03-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.