MADURAWE; Raminda U.

Patent Applications and Registrations

Patent applications and USPTO patent grants for MADURAWE; Raminda U..The latest application filed is for "semiconductor capacitor devices and methods".

Company Profile

0.33.13

MADURAWE; Raminda U. - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Trademarks

Patent Activity

Patent	Date
Semiconductor Capacitor Devices And Methods App 20210168312 - MADURAWE; Raminda U. ; et al.	2021-06-03
Automated metal pattern generation for integrated circuits Grant 9,087,169 - Madurawe , et al. July 21, 2	2015-07-21
Programmable structured arrays Grant 8,810,276 - Madurawe August 19, 2	2014-08-19
Three dimensional integrated circuits App 20080074146 - Madurawe; Raminda U.	2008-03-27
Programmable interconnect structures Grant 7,129,744 - Madurawe October 31, 2	2006-10-31
Laser alignment target Grant 7,071,104 - Madurawe July 4, 2	2006-07-04
Insulated-gate field-effect thin film transistors Grant 7,018,875 - Madurawe March 28, 2	2006-03-28
High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage Grant 6,972,234 - Madurawe , et al. December 6, 2	2005-12-06
Semiconductor switching devices Grant 6,855,988 - Madurawe February 15, 2	2005-02-15
Nonvolatile memory cell with low doping region Grant 6,828,620 - Pass , et al. December 7, 2	2004-12-07
Semiconductor latches and SRAM devices Grant 6,828,689 - Madurawe December 7, 2	2004-12-07
Programmable latch array using antifuses Grant 6,803,804 - Madurawe October 12, 2	2004-10-12
Apparatus and method for margin testing single polysilicon EEPROM cells Grant 6,781,883 - Madurawe , et al. August 24, 2	2004-08-24
Insulated-gate field-effect thin film transistors App 20040152245 - Madurawe, Raminda U.	2004-08-05
Field programmable gate array with convertibility to application specific integrated circuit Grant 6,747,478 - Madurawe June 8, 2	2004-06-08
Antifuse structure with low resistance Grant 6,713,839 - Madurawe March 30, 2	2004-03-30
Methods for fabricating three dimensional integrated circuits App 20040018711 - Madurawe, Raminda U.	2004-01-29
Three dimensional integrated circuits App 20040004239 - Madurawe, Raminda U.	2004-01-08
Semiconductor switching devices App 20040004252 - Madurawe, Raminda U.	2004-01-08
Semiconductor latches and SRAM devices App 20040004298 - Madurawe, Raminda U.	2004-01-08
Insulated-gate field-effect thin film transistors App 20040004251 - Madurawe, Raminda U.	2004-01-08
Field programmable gate array with convertibility to application specific integrated circuit App 20040004496 - Madurawe, Raminda U.	2004-01-08
Programmable latch array using antifuses App 20030218487 - Madurawe, Raminda U.	2003-11-27
Programmable latch using antifuses App 20030218234 - Madurawe, Raminda U.	2003-11-27
Apparatus and method for margin testing single polysilicon EEPROM cells Grant 6,646,919 - Madurawe , et al. November 11, 2	2003-11-11
Nonvolatile memory cell with low doping region App 20030197218 - Pass, Christopher J. ; et al.	2003-10-23
Laser alignment target Grant 6,624,524 - Madurawe September 23, 2	2003-09-23
EEPROM active area castling Grant 6,624,467 - McElheny , et al. September 23, 2	2003-09-23
High voltage MOS devices with high gated-diode breakdown voltage and punch-through voltage Grant 6,417,550 - Madurawe , et al. July 9, 2	2002-07-09
High Voltage Mos Devices With High Gated-diode Breakdown Voltage And Punch-through Voltage App 20020020891 - MADURAWE, RAMINDA U. ; et al.	2002-02-21
Nonvolatile configuration cells and cell arrays Grant 6,295,230 - Madurawe , et al. September 25, 2	2001-09-25
Techniques to configure nonvolatile cells and cell arrays Grant 6,226,201 - Madurawe , et al. May 1, 2	2001-05-01
Method of margin testing programmable interconnect cell Grant 6,122,209 - Pass , et al. September 19, 2	2000-09-19
High-density nonvolatile memory cell Grant 6,091,102 - Sekariapuram , et al. July 18, 2	2000-07-18
High-density nonvolatile memory cell Grant 6,081,449 - Sekariapuram , et al. June 27, 2	2000-06-27
Nonvolatile configuration cells and cell arrays Grant 6,018,476 - Madurawe , et al. January 25, 2	2000-01-25
Nonvolatile configuration cells and cell arrays Grant 6,005,806 - Madurawe , et al. December 21, 1	1999-12-21
High-density nonvolatile memory cell Grant 5,998,263 - Sekariapuram , et al. December 7, 1	1999-12-07
Method of forming a rough region on a substrate Grant 5,998,295 - Madurawe December 7, 1	1999-12-07
Programmable interconnect junction Grant 5,949,710 - Pass , et al. September 7, 1	1999-09-07
Biasing scheme for reducing stress and improving reliability in EEPROM cells Grant 5,905,675 - Madurawe , et al. May 18, 1	1999-05-18
Nonvolatile SRAM cells and cell arrays Grant 5,812,450 - Sansbury , et al. September 22, 1	1998-09-22
Dynamic nonvolatile memory cell Grant 5,729,495 - Madurawe March 17, 1	1998-03-17
Nonvolatile SRAM cells and cell arrays Grant 5,581,501 - Sansbury , et al. December 3, 1	1996-12-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.