Madan; Sudhir Kumar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Madan; Sudhir Kumar.The latest application filed is for "low resistance plate line bus architecture".

Company Profile

0.8.11

Madan; Sudhir Kumar - Richardson TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods and systems for accessing memory Grant 7,630,257 - Madan , et al. December 8, 2	2009-12-08
Ferroelectric memory array for implementing a zero cancellation scheme to reduce plateline voltage in ferroelectric memory Grant 7,561,458 - Madan July 14, 2	2009-07-14
Low Resistance Plate Line Bus Architecture App 20090010038 - MADAN; SUDHIR KUMAR ; et al.	2009-01-08
Low resistance plate line bus architecture Grant 7,443,708 - Madan , et al. October 28, 2	2008-10-28
Ferroelectric Memory Array For Implementing A Zero Cancellation Scheme To Reduce Plateline Voltage In Ferroelectric Memory App 20080151598 - Madan; Sudhir Kumar	2008-06-26
Methods And Systems For Accessing A Ferroelectric Memory App 20080144351 - Eliason; Jarrod Randall ; et al.	2008-06-19
Methods and systems for accessing memory App 20080084773 - Madan; Sudhir Kumar ; et al.	2008-04-10
Accelerated low power fatigue testing of FRAM Grant 7,301,795 - Fong , et al. November 27, 2	2007-11-27
Low resistance plate line bus architecture App 20070211510 - Madan; Sudhir Kumar ; et al.	2007-09-13
Ferroelectric memory reference generator systems using staging capacitors Grant 7,200,027 - Seshadri , et al. April 3, 2	2007-04-03
Plateline voltage pulsing to reduce storage node disturbance in ferroelectric memory Grant 7,193,880 - Madan , et al. March 20, 2	2007-03-20
High granularity redundancy for ferroelectric memories App 20070038805 - Eliason; Jarrod Randall ; et al.	2007-02-15
Method and apparatus to reduce storage node disturbance in ferroelectric memory Grant 7,133,304 - Madan , et al. November 7, 2	2006-11-07
Ferroelectric memory reference generator systems using staging capacitors App 20060140017 - Seshadri; Anand ; et al.	2006-06-29
Accelerated low power fatigue testing of fram App 20060107095 - Fong; John Y. ; et al.	2006-05-18
Zero cancellation scheme to reduce plateline voltage in ferroelectric memory Grant 7,009,864 - Madan March 7, 2	2006-03-07
Plateline voltage pulsing to reduce storage node disturbance in ferroelectric memory App 20050276089 - Madan, Sudhir Kumar ; et al.	2005-12-15
Method and apparatus to reduce storage node disturbance in ferroelectric memory App 20050207201 - Madan, Sudhir Kumar ; et al.	2005-09-22
Zero cancellation scheme to reduce plateline voltage in ferroelectric memory App 20050146913 - Madan, Sudhir Kumar	2005-07-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.