Ma; Sean

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ma; Sean.The latest application filed is for "channel structures for thin-film transistors".

Company Profile

20.8.23

Ma; Sean - Portland OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Vertically stacked finFETs and shared gate patterning Grant 11,404,319 - Lilak , et al. August 2, 2	2022-08-02
Channel Structures For Thin-film Transistors App 20220238685 - SHARMA; Abhishek ; et al.	2022-07-28
Contact electrodes and dielectric structures for thin film transistors Grant 11,398,560 - Dewey , et al. July 26, 2	2022-07-26
Stacked nanowire transistor structure with different channel geometries for stress Grant 11,367,722 - Lilak , et al. June 21, 2	2022-06-21
Non-planar semiconductor device including a replacement channel structure Grant 11,355,621 - Dewey , et al. June 7, 2	2022-06-07
Channel structures for thin-film transistors Grant 11,335,789 - Sharma , et al. May 17, 2	2022-05-17
Vertical Multi-gate Thin Film Transistors App 20220149208 - Wang; Yih ; et al.	2022-05-12
Source-channel Junction For Iii-v Metal-oxide-semiconductor Field Effect Transistors (mosfets) App 20220140076 - HUANG; Cheng-Ying ; et al.	2022-05-05
Source-channel junction for III-V metal-oxide-semiconductor field effect transistors (MOSFETs) Grant 11,257,904 - Huang , et al. February 22, 2	2022-02-22
Vertical multi-gate thin film transistors Grant 11,245,038 - Wang , et al. February 8, 2	2022-02-08
Removal Of A Bottom-most Nanowire From A Nanowire Device Stack App 20210159312 - Lilak; Aaron ; et al.	2021-05-27
Removal of a bottom-most nanowire from a nanowire device stack Grant 10,892,326 - Lilak , et al. January 12, 2	2021-01-12
Device With Air-gaps To Reduce Coupling Capacitance And Process For Forming Such App 20200411526 - SHARMA; Abhishek ; et al.	2020-12-31
Vertically Stacked Finfets & Shared Gate Patterning App 20200235013 - Lilak; Aaron ; et al.	2020-07-23
Non-planar Semiconductor Device Including A Replacement Channel Structure App 20200227539 - Dewey; Gilbert ; et al.	2020-07-16
Gate-all-around Integrated Circuit Structures Having Vertically Discrete Source Or Drain Structures App 20200105871 - GLASS; Glenn ; et al.	2020-04-02
Contact Electrodes And Dielectric Structures For Thin Film Transistors App 20200098887 - DEWEY; Gilbert ; et al.	2020-03-26
Channel Structures For Thin-film Transistors App 20200098880 - SHARMA; Abhishek ; et al.	2020-03-26
Stacked Nanowire Transistor Structure With Different Channel Geometries For Stress App 20200098756 - Lilak; Aaron ; et al.	2020-03-26
Epitaxial Layers On Contact Electrodes For Thin-film Transistors App 20200098875 - SUNG; Seung Hoon ; et al.	2020-03-26
Vertical Multi-gate Thin Film Transistors App 20200044095 - Wang; Yih ; et al.	2020-02-06
Channel Layer Formation For Iii-v Metal-oxide-semiconductor Field Effect Transistors (mosfets) App 20200006069 - DEWEY; Gilbert ; et al.	2020-01-02
Channel Layer For Iii-v Metal-oxide-semiconductor Field Effect Transistors (mosfets) App 20200006523 - METZ; Matthew ; et al.	2020-01-02
Channel Layer Formation For Iii-v Metal-oxide-semiconductor Field Effect Transistors (mosfets) App 20200006576 - MA; Sean ; et al.	2020-01-02
Source-channel Junction For Iii-v Metal-oxide-semiconductor Field Effect Transistors (mosfets) App 20200006480 - HUANG; Cheng-Ying ; et al.	2020-01-02
Multi-dielectric Gate Stack For Crystalline Thin Film Transistors App 20190378932 - LE; Van H. ; et al.	2019-12-12
Removal Of A Bottom-most Nanowire From A Nanowire Device Stack App 20190333990 - Lilak; Aaron ; et al.	2019-10-31
Transistor Including Wrap Around Source And Drain Contacts App 20190305136 - MA; Sean ; et al.	2019-10-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.