MA; HUNG-PIAO

Patent Applications and Registrations

Patent applications and USPTO patent grants for MA; HUNG-PIAO.The latest application filed is for "interface of a memory circuit and memory system thereof".

Company Profile

0.16.17

MA; HUNG-PIAO - HSINCHU COUNTY TW
Ma; Hung-Piao - Portland OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Interface Of A Memory Circuit And Memory System Thereof App 20220165327 - CHEN; WENLIANG ; et al.	2022-05-26
Display Controller And Display System Thereof App 20220165205 - CHEN; WENLIANG ; et al.	2022-05-26
Dynamic voltage transitions Grant 9,003,210 - Gunther , et al. April 7, 2	2015-04-07
Dynamic voltage transitions Grant 8,935,546 - Gunther , et al. January 13, 2	2015-01-13
Dynamic Voltage Transitions App 20130232351 - Gunther; Stephen H. ; et al.	2013-09-05
Simultaneous multi-voltage rail voltage regulation messages Grant 8,508,073 - Ma , et al. August 13, 2	2013-08-13
Dynamic Voltage Transitions App 20130047007 - Gunther; Stephen H. ; et al.	2013-02-21
Simultaneous Multi-voltage Rail Voltage Regulation Messages App 20130015715 - Ma; Hung-Piao ; et al.	2013-01-17
Simultaneous multi-voltage rail voltage regulation messages Grant 8,222,766 - Ma , et al. July 17, 2	2012-07-17
Simultaneous Multi-Voltage Rail Voltage Regulation Messages App 20110199153 - Ma; Hung-Piao ; et al.	2011-08-18
Simultaneous multi-voltage rail voltage regulation messages Grant 7,932,639 - Ma , et al. April 26, 2	2011-04-26
Systems and methods for communicating voltage regulation information between a voltage regulator and an integrated circuit Grant 7,908,496 - Rodriguez , et al. March 15, 2	2011-03-15
Simultaneous Multi-voltage Rail Voltage Regulation Messages App 20090167092 - Ma; Hung-Piao ; et al.	2009-07-02
Systems and methods for voltage regulator communication App 20090089607 - Rodriguez; Jorge ; et al.	2009-04-02
Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device Grant 7,237,128 - Naveh , et al. June 26, 2	2007-06-26
Arrangements having IC voltage and thermal resistance designated on a per IC basis Grant 7,233,162 - Arabi , et al. June 19, 2	2007-06-19
On-die temperature control data for communicating to a thermal actuator Grant 7,117,114 - Arabi , et al. October 3, 2	2006-10-03
Testing arrangement to distribute integrated circuits Grant 7,112,979 - Arabi , et al. September 26, 2	2006-09-26
Arrangements having IC voltage and thermal resistance designated on a per IC basis Grant 7,109,737 - Arabi , et al. September 19, 2	2006-09-19
Control of voltage regulator thermal condition Grant 7,062,665 - Zhang , et al. June 13, 2	2006-06-13
Method and apparatus to dynamically change an operating frequency and operating voltage of an electronic device Grant 7,013,406 - Naveh , et al. March 14, 2	2006-03-14
On-die temperature control data for communicating to a thermal actuator App 20060052970 - Arabi; Tawfik ; et al.	2006-03-09
Arrangements having IC voltage and thermal resistance designated on a per IC basis App 20050247605 - Arabi, Tawfik ; et al.	2005-11-10
Method and apparatus for optimizing clock distribution to reduce the effect of power supply noise Grant 6,934,872 - Wong , et al. August 23, 2	2005-08-23
Arrangements having IC voltage and thermal resistance designated on a per IC basis App 20040224430 - Arabi, Tawfik ; et al.	2004-11-11
Control of voltage regulator thermal condition App 20040123171 - Zhang, Michael T. ; et al.	2004-06-24
Arrangements having IC voltage and thermal resistance designated on a per IC basis App 20040082086 - Arabi, Tawfik ; et al.	2004-04-29
Method and apparatus for optimizing clock distribution to reduce the effect of power supply noise App 20030115493 - Wong, Keng L. ; et al.	2003-06-19
Self-configurable clock input buffer compatible with high-voltage single-ended and low-voltage differential clock signals Grant 6,407,591 - Wong , et al. June 18, 2	2002-06-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.