Lytle; Craig S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lytle; Craig S..The latest application filed is for "programmable logic device with highly routable interconnect".

Company Profile

0.16.0

Lytle; Craig S. - Mountain View CA
Lytle; Craig S. - Palo Alto CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Programmable logic device with highly routable interconnect Grant 6,492,834 - Lytle , et al. December 10, 2	2002-12-10
Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory Grant 6,340,897 - Lytle , et al. January 22, 2	2002-01-22
Programmable logic device with highly routable interconnect Grant 6,181,162 - Lytle , et al. January 30, 2	2001-01-30
Programmable logic array integrated circuit incorporating a first-in first-out memory Grant 6,134,166 - Lytle , et al. October 17, 2	2000-10-17
Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory Grant 6,049,223 - Lytle , et al. April 11, 2	2000-04-11
Programmable logic array integrated circuit devices Grant 5,850,152 - Cliff , et al. December 15, 1	1998-12-15
Programmable logic array intergrated circuit devices Grant 5,850,151 - Cliff , et al. December 15, 1	1998-12-15
Programmable logic array integrated circuit incorporating a first-in first-out memory Grant 5,757,207 - Lytle , et al. May 26, 1	1998-05-26
Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory Grant 5,572,148 - Lytle , et al. November 5, 1	1996-11-05
Programmable logic array integrated circuit incorporating a first-in first-out memory Grant 5,570,040 - Lytle , et al. October 29, 1	1996-10-29
Programmable logic array with local and global conductors Grant 5,485,103 - Pedersen , et al. January 16, 1	1996-01-16
Programmable logic device with multiplexer-based programmable interconnections Grant 5,376,844 - Pedersen , et al. * December 27, 1	1994-12-27
Apparatus for facilitating scan testing of asynchronous logic circuitry Grant 5,285,153 - Ahanin , et al. February 8, 1	1994-02-08
Programmable logic element interconnections for programmable logic array integrated circuits Grant 5,260,610 - Pedersen , et al. November 9, 1	1993-11-09
Programmable logic array having local and long distance conductors Grant 5,260,611 - Cliff , et al. November 9, 1	1993-11-09
Methods and apparatus for facilitating scan testing of asynchronous logic circuitry Grant 5,166,604 - Ahanin , et al. November 24, 1	1992-11-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.