Luking; Robert B.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Luking; Robert B..The latest application filed is for "fpga structure having main, column and sector reset lines".
- Luking; Robert B. - Catonsville MD
| Patent | Date |
|---|---|
| FPGA structure having main, column and sector reset lines Grant 6,292,021 - Furtek , et al. September 18, 2 | 2001-09-18 |
| FPGA structure having main, column and sector clock lines Grant 6,167,559 - Furtek , et al. December 26, 2 | 2000-12-26 |
| FPGA logic cell internal structure including pair of look-up tables Grant 6,026,227 - Furtek , et al. February 15, 2 | 2000-02-15 |
| Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells Grant 6,014,509 - Furtek , et al. January 11, 2 | 2000-01-11 |
| Field programmable gate array with distributed RAM and increased cell utilization Grant 5,894,565 - Furtek , et al. April 13, 1 | 1999-04-13 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 