Lukes; Eric John
Patent Applications and Registrations
Patent applications and USPTO patent grants for Lukes; Eric John.The latest application filed is for "high frequency divider state correction circuit".
- Lukes; Eric John - Stewartville MN
| Patent | Date |
|---|---|
| High frequency divider state correction circuit Grant 7,760,843 - Boerstler , et al. July 20, 2 | 2010-07-20 |
| High Frequency Divider State Correction Circuit App 20080301503 - Boerstler; David William ; et al. | 2008-12-04 |
| High frequency divider state correction circuit Grant 7,453,293 - Boerstler , et al. November 18, 2 | 2008-11-18 |
| Array Split Across Three-Dimensional Interconnected Chips App 20080266925 - Lukes; Eric John ; et al. | 2008-10-30 |
| Array split across three-dimensional interconnected chips Grant 7,420,832 - Lukes , et al. September 2, 2 | 2008-09-02 |
| High Frequency Divider State Correction Circuit App 20070057712 - Boerstler; David William ; et al. | 2007-03-15 |
| High frequency divider state correction circuit Grant 7,119,587 - Boerstler , et al. October 10, 2 | 2006-10-10 |
| High frequency divider state correction circuit with data path correction Grant 7,061,284 - Boerstler , et al. June 13, 2 | 2006-06-13 |
| Highly scalable glitch-free frequency divider Grant 6,973,155 - Boerstler , et al. December 6, 2 | 2005-12-06 |
| High frequency divider state correction circuit with data path correction App 20050262407 - Boerstler, David William ; et al. | 2005-11-24 |
| High frequency divider state correction circuit App 20050262406 - Boerstler, David William ; et al. | 2005-11-24 |
| Highly Scalable Glitch-free Frequency Divider App 20050213699 - Boerstler, David William ; et al. | 2005-09-29 |
| Method and low voltage CMOS circuit for generating voltage and current references Grant 6,859,092 - Lukes , et al. February 22, 2 | 2005-02-22 |
| Method and low voltage CMOS circuit for generating voltage and current references App 20040207460 - Lukes, Eric John ; et al. | 2004-10-21 |
| SOI CMOS device with body to gate connection Grant 6,670,655 - Lukes , et al. December 30, 2 | 2003-12-30 |
| SOI CMOS device with body to gate connection App 20020155671 - Lukes, Eric John ; et al. | 2002-10-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 