Lui; Henry

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lui; Henry.The latest application filed is for "clock data recovery circuitry associated with programmable logic device circuitry".

Company Profile

0.8.7

Lui; Henry - San Jose CA
Lui; Henry - Millbrae CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Clock Data Recovery Circuitry Associated With Programmable Logic Device Circuitry App 20170155529 - Aung; Edward ; et al.	2017-06-01
Techniques for aligning and reducing skew in serial data signals Grant 8,994,425 - Venkata , et al. March 31, 2	2015-03-31
Techniques for Aligning and Reducing Skew in Serial Data Signals App 20140035642 - Venkata; Ramanand ; et al.	2014-02-06
Clock data recovery circuitry associated with programmable logic device circuitry Grant 7,684,532 - Aung , et al. March 23, 2	2010-03-23
Clock data recovery circuitry associated with programmable logic device circuitry Grant 7,333,570 - Aung , et al. February 19, 2	2008-02-19
Clock data recovery circuitry associated with programmable logic device circuitry App 20080031385 - Aung; Edward ; et al.	2008-02-07
Clock data recovery circuitry associated with programmable logic device circuitry Grant 7,227,918 - Aung , et al. June 5, 2	2007-06-05
Digital phase locked loop circuitry and methods Grant 7,138,837 - Venkata , et al. November 21, 2	2006-11-21
Programmable logic resource with data transfer synchronization Grant 7,003,423 - Kabani , et al. February 21, 2	2006-02-21
Circuits and techniques for conditioning differential signals Grant 6,985,021 - Zaliznyak , et al. January 10, 2	2006-01-10
Digital phase locked loop circuitry and methods App 20040140837 - Venkata, Ramanand ; et al.	2004-07-22
Clock data recovery circuitry associated with programmable logic device circuitry App 20030212930 - Aung, Edward ; et al.	2003-11-13
Clock data recovery circuitry associated with programmable logic device circuitry App 20010033188 - Aung, Edward ; et al.	2001-10-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.