Luce; Stephen E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Luce; Stephen E..The latest application filed is for "method of manufacturing mems switches with reduced switching voltage".

Company Profile

8.54.48

Luce; Stephen E. - Underhill VT
- Underhill VT US
Luce; Stephen E - Underhill VT
Luce; Stephen E. - Cambridge VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of manufacturing MEMS switches with reduced switching voltage Grant 10,941,036 - Luce , et al. March 9, 2	2021-03-09
Method of manufacturing MEMS switches with reduced switching voltage Grant 10,836,632 - Luce , et al. November 17, 2	2020-11-17
Method of manufacturing a switch Grant 10,745,273 - Luce , et al. A	2020-08-18
Methods of manufacture for MEMS switches with reduced switching voltage Grant 10,647,569 - Luce , et al.	2020-05-12
Methods of manufacturing for MEMS switches with reduced switching voltage Grant 10,640,373 - Luce , et al.	2020-05-05
Method of manufacture MEMS switches with reduced voltage Grant 9,944,518 - Luce , et al. April 17, 2	2018-04-17
Method of manufacturing MEMS switches with reduced switching volume Grant 9,944,517 - Luce , et al. April 17, 2	2018-04-17
Method Of Manufacturing Mems Switches With Reduced Switching Voltage App 20180093884 - LUCE; Stephen E. ; et al.	2018-04-05
Method Of Manufacturing Mems Switches With Reduced Switching Voltage App 20180065847 - LUCE; Stephen E. ; et al.	2018-03-08
Mems Switches With Reduced Switching Voltage And Methods Of Manufacture App 20180016137 - LUCE; Stephen E. ; et al.	2018-01-18
Mems Switches With Reduced Switching Voltage And Methods Of Manufacture App 20180016138 - LUCE; Stephen E. ; et al.	2018-01-18
Field effect transistor and method of manufacture Grant 9,847,415 - Botula , et al. December 19, 2	2017-12-19
Method of manufacturing MEMS switches with reduced voltage Grant 9,824,834 - Luce , et al. November 21, 2	2017-11-21
Method Of Manufacturing A Switch App 20170294274 - LUCE; Stephen E. ; et al.	2017-10-12
Method of manufacturing a switch Grant 9,718,681 - Luce , et al. August 1, 2	2017-08-01
Mems Switches With Reduced Switching Voltage And Methods Of Manufacture App 20160145097 - LUCE; Stephen E. ; et al.	2016-05-26
MEMS switches with reduced switching voltage and methods of manufacture Grant 9,287,075 - Luce , et al. March 15, 2	2016-03-15
Mems Switches With Reduced Switching Voltage And Methods Of Manufacture App 20160035512 - LUCE; Stephen E. ; et al.	2016-02-04
Mems Switches With Reduced Switching Voltage And Methods Of Manufacture App 20160035511 - LUCE; Stephen E. ; et al.	2016-02-04
Mems Switches With Reduced Switching Voltage And Methods Of Manufacture App 20160035510 - LUCE; Stephen E. ; et al.	2016-02-04
Mems Switches With Reduced Switching Voltage And Methods Of Manufacture App 20160035513 - LUCE; Stephen E. ; et al.	2016-02-04
Lateral extended drain metal oxide semiconductor field effect transistor (LEDMOSFET) with tapered airgap field plates Grant 9,245,960 - Abou-Khalil , et al. January 26, 2	2016-01-26
Integrated semiconductor devices with single crystalline beam, methods of manufacture and design structure Grant 9,172,025 - Harame , et al. October 27, 2	2015-10-27
Integrated Semiconductor Devices With Single Crystalline Beam, Methods Of Manufacture And Design Structure App 20150249200 - HARAME; David L. ; et al.	2015-09-03
Mems Switches With Reduced Switching Voltage And Methods Of Manufacture App 20150200069 - LUCE; Stephen E. ; et al.	2015-07-16
Charge breakdown avoidance for MIM elements in SOI base technology and method Grant 9,059,131 - Clark, Jr. , et al. June 16, 2	2015-06-16
Integrated semiconductor devices with single crystalline beam, methods of manufacture and design structure Grant 9,059,396 - Harame , et al. June 16, 2	2015-06-16
MEMS switches with reduced switching voltage and methods of manufacture Grant 9,019,049 - Luce , et al. April 28, 2	2015-04-28
Field Effect Transistor And Method Of Manufacture App 20150041896 - BOTULA; Alan B. ; et al.	2015-02-12
Field effect transistor and method of manufacture Grant 8,921,190 - Botula , et al. December 30, 2	2014-12-30
Field effect transistor and method of manufacture Grant 08921190 -	2014-12-30
Integrated semiconductor devices with amorphous silicon beam, methods of manufacture and design structure Grant 08921201 -	2014-12-30
Integrated semiconductor devices with amorphous silicon beam, methods of manufacture and design structure Grant 8,921,201 - Luce , et al. December 30, 2	2014-12-30
Lateral Extended Drain Metal Oxide Semiconductor Field Effect Transistor (ledmosfet) With Tapered Airgap Field Plates App 20140225186 - Abou-Khalil; Michel J. ; et al.	2014-08-14
Integrated Semiconductor Devices With Amorphous Silicon Beam, Methods Of Manufacture And Design Structure App 20140091407 - LUCE; Stephen E. ; et al.	2014-04-03
Double-sided integrated circuit chips Grant 8,689,152 - Bernstein , et al. April 1, 2	2014-04-01
Charge Breakdown Avoidance For Mim Elements In Soi Base Technology And Method App 20140015093 - CLARK, JR.; William F. ; et al.	2014-01-16
Integrated semiconductor devices with amorphous silicon beam, methods of manufacture and design structure Grant 8,629,036 - Luce , et al. January 14, 2	2014-01-14
Integrated Semiconductor Devices With Single Crystalline Beam, Methods Of Manufacture And Design Structure App 20140008741 - HARAME; David L. ; et al.	2014-01-09
Charge breakdown avoidance for MIM elements in SOI base technology and method Grant 8,575,668 - Clark, Jr. , et al. November 5, 2	2013-11-05
Methods of manufacturing integrated semiconductor devices with single crystalline beam Grant 8,546,240 - Harame , et al. October 1, 2	2013-10-01
Mems Switches With Reduced Switching Voltage And Methods Of Manufacture App 20130192964 - LUCE; Stephen E. ; et al.	2013-08-01
Double-sided Integrated Circuit Chips App 20130179853 - Bernstein; Kerry ; et al.	2013-07-11
MEMS switches with reduced switching voltage and methods of manufacture Grant 8,451,077 - Luce , et al. May 28, 2	2013-05-28
Integrated Semiconductor Devices With Single Crystalline Beam, Methods Of Manufacture And Design Structure App 20130119490 - HARAME; David L. ; et al.	2013-05-16
Integrated Semiconductor Devices With Amorphous Silicon Beam, Methods Of Manufacture And Design Structure App 20130119491 - LUCE; Stephen E. ; et al.	2013-05-16
Structure having substantially parallel resistor material lengths Grant 8,284,017 - Hakey , et al. October 9, 2	2012-10-09
Three dimensional vertical E-fuse structures and methods of manufacturing the same Grant 8,232,190 - Bernstein , et al. July 31, 2	2012-07-31
Horizontal micro-electro-mechanical-system switch Grant 8,211,728 - Luce , et al. July 3, 2	2012-07-03
Structure Having Substantially Parallel Resistor Material Lengths App 20120042298 - Hakey; Mark C. ; et al.	2012-02-16
Resistor and design structure having substantially parallel resistor material lengths Grant 8,111,129 - Hakey , et al. February 7, 2	2012-02-07
Resistor and design structure having resistor material length with sub-lithographic width Grant 8,044,764 - Hakey , et al. October 25, 2	2011-10-25
Charge Breakdown Avoidance For Mim Elements In Soi Base Technology And Method App 20110221030 - CLARK, JR.; William F. ; et al.	2011-09-15
Charge breakdown avoidance for MIM elements in SOI base technology and method Grant 7,977,200 - Clark, Jr. , et al. July 12, 2	2011-07-12
Stacked imager package Grant 7,824,961 - Adkisson , et al. November 2, 2	2010-11-02
Horizontal Micro-Electro-Mechanical-System Switch App 20100243414 - Luce; Stephen E. ; et al.	2010-09-30
Self-Aligned Chip Stacking App 20100248424 - Luce; Stephen E. ; et al.	2010-09-30
CMOS imager array with recessed dielectric Grant 7,781,781 - Adkisson , et al. August 24, 2	2010-08-24
Mems Switches With Reduced Switching Voltage and Methods of Manufacture App 20090260961 - Luce; Stephen E. ; et al.	2009-10-22
Field Effect Transistor And Method Of Manufacture App 20090250772 - Botula; Alan B. ; et al.	2009-10-08
Resistor And Design Structure Having Resistor Material Length With Sub-lithographic Width App 20090231085 - Hakey; Mark C. ; et al.	2009-09-17
Resistor And Design Structure Having Substantially Parallel Resistor Material Lengths App 20090231087 - Hakey; Mark C. ; et al.	2009-09-17
Charge Breakdown Avoidance For Mim Elements In Soi Base Technology And Method App 20090230474 - Clark, JR.; William F. ; et al.	2009-09-17
Exposed pore sealing post patterning Grant 7,541,679 - Cooney, III , et al. June 2, 2	2009-06-02
Stacked Image Method App 20090124047 - Adkisson; James W. ; et al.	2009-05-14
Crack stop for low K dielectrics Grant 7,521,336 - Daubenspeck , et al. April 21, 2	2009-04-21
Stacked imager package Grant 7,521,798 - Adkisson , et al. April 21, 2	2009-04-21
Three Dimensional Vertical E-fuse Structures And Methods Of Manufacturing The Same App 20090085152 - Bernstein; Kerry ; et al.	2009-04-02
Cmos Imager Array With Recessed Dielectric App 20080116537 - Adkisson; James W. ; et al.	2008-05-22
Stacked imager package Grant 7,361,989 - Adkisson , et al. April 22, 2	2008-04-22
Stacked Imager Package App 20080088014 - Adkisson; James W. ; et al.	2008-04-17
Stacked Image Package App 20080073742 - Adkisson; James W. ; et al.	2008-03-27
Crack Stop For Low K Dielectrics App 20080064189 - Daubenspeck; Timothy H. ; et al.	2008-03-13
Crack stop for low K dielectrics Grant 7,335,577 - Daubenspeck , et al. February 26, 2	2008-02-26
Bilayer aluminum last metal for interconnects and wirebond pads Grant 7,183,656 - Luce , et al. February 27, 2	2007-02-27
Copper to aluminum interlayer interconnect using stud and via liner Grant 7,087,997 - Burrell , et al. August 8, 2	2006-08-08
Bilayer Aluminum Last Metal For Interconnects And Wirebond Pads App 20060163706 - Luce; Stephen E. ; et al.	2006-07-27
Crack stop for low K dielectrics App 20060099775 - Daubenspeck; Timothy H. ; et al.	2006-05-11
Copper to aluminum interlayer interconnect using stud and via liner Grant 7,037,824 - Burrell , et al. May 2, 2	2006-05-02
Exposed pore sealing post patterning Grant 7,015,150 - Cooney, III , et al. March 21, 2	2006-03-21
Exposed pore sealing post patterning App 20060027929 - Cooney; Edward C. III ; et al.	2006-02-09
Exposed Pore Sealing Post Patterning App 20050266698 - Cooney, Edward C. III ; et al.	2005-12-01
Method And Structure For Connecting Ground/power Networks To Prevent Charge Damage In Silicon On Insulator App 20050242439 - DeVries, Kenneth L. ; et al.	2005-11-03
Crack Stop For Low K Dielectrics App 20050026397 - Daubenspeck, Timothy H. ; et al.	2005-02-03
Copper to aluminum interlayer interconnect using stud and via liner App 20040207092 - Burrell, Lloyd G. ; et al.	2004-10-21
Method of forming a metal-insulator-metal capacitor for dual damascene interconnect processing and the device so formed Grant 6,762,108 - Gambino , et al. July 13, 2	2004-07-13
Method of forming a metal-insulator-metal capacitor for dual damascene interconnect processing and the device so formed App 20030025139 - Gambino, Jeffrey P. ; et al.	2003-02-06
Copper to aluminum interlayer interconnect using stud and via liner App 20020127846 - Burrell, Lloyd G. ; et al.	2002-09-12
Method of forming a metal-insulator-metal capacitor for dual damascene interconnect processing and the device so formed App 20020117703 - Gambino, Jeffrey P. ; et al.	2002-08-29
Self-aligned last-metal C4 interconnection layer for Cu technologies Grant 6,426,557 - Daubenspeck , et al. July 30, 2	2002-07-30
Elimination of photo-induced electrochemical dissolution in chemical mechanical polishing Grant 6,251,787 - Edelstein , et al. June 26, 2	2001-06-26
Elimination of photo-induced electrochemical dissolution in chemical mechanical polishing Grant 6,153,043 - Edelstein , et al. November 28, 2	2000-11-28
Method of forming a self-aligned copper diffusion barrier in vias Grant 5,985,762 - Geffken , et al. November 16, 1	1999-11-16
Protection of aluminum metallization against chemical attack during photoresist development Grant 5,480,748 - Bakeman, Jr. , et al. January 2, 1	1996-01-02
Non-conformal and oxidizable etch stops for submicron features Grant 5,384,281 - Kenney , et al. January 24, 1	1995-01-24
Bilayer metallization cap for photolithography Grant 5,219,788 - Abernathey , et al. June 15, 1	1993-06-15
Method of forming borderless contacts Grant 4,944,682 - Cronin , et al. July 31, 1	1990-07-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.