Lu; Weiguang

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lu; Weiguang.The latest application filed is for "programmable device configuration memory system".

Company Profile

7.32.4

Lu; Weiguang - San Jose CA
- San Jose CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Programmable device configuration memory system Grant 11,386,009 - Schultz , et al. July 12, 2	2022-07-12
Programmable Device Configuration Memory System App 20210133107 - SCHULTZ; David P. ; et al.	2021-05-06
Retaining memory during partial reconfiguration Grant 10,963,170 - Kumar , et al. March 30, 2	2021-03-30
Built in configuration memory test Grant 10,825,541 - Fu , et al. November 3, 2	2020-11-03
Boundary logic interface Grant 10,763,862 - Camarota , et al. Sep	2020-09-01
Boundary Logic Interface App 20200274536 - Camarota; Rafael C. ; et al.	2020-08-27
Retaining Memory During Partial Reconfiguration App 20200241770 - Kumar; Subodh ; et al.	2020-07-30
Configuration engine for a programmable circuit Grant 10,666,266 - Rajasekharan , et al.	2020-05-26
System and method for SoC power-up sequencing Grant 10,637,462 - Pulipati , et al.	2020-04-28
Run length compression and decompression using an alternative value for single occurrences of a run value Grant 10,305,511 - Schultz , et al.	2019-05-28
Implementing robust readback capture in a programmable integrated circuit Grant 10,169,264 - Zeng , et al. J	2019-01-01
Memory initialization Grant 10,108,376 - Zeng , et al. October 23, 2	2018-10-23
Circuit arrangement for and a method of enabling a partial reconfiguration of a circuit implemented in an integrated circuit device Grant 9,722,613 - Schultz , et al. August 1, 2	2017-08-01
Secure processor operation using integrated circuit configuration circuitry Grant 9,483,416 - Lu , et al. November 1, 2	2016-11-01
Single event upset mitigation Grant 08922242 -	2014-12-30
Single event upset mitigation Grant 8,922,242 - Tseng , et al. December 30, 2	2014-12-30
Partially programming an integrated circuit using control memory cells Grant 8,786,310 - Lu , et al. July 22, 2	2014-07-22
Bit error mitigation Grant 8,713,409 - Tseng , et al. April 29, 2	2014-04-29
Power control using global control signal to selected circuitry in a programmable integrated circuit Grant 8,633,730 - Tseng , et al. January 21, 2	2014-01-21
Method and apparatus for single event upset (SEU) detection and correction Grant 8,635,581 - Tseng , et al. January 21, 2	2014-01-21
Decryption of configuration data for multi-die integrated circuits Grant 8,601,306 - Lu , et al. December 3, 2	2013-12-03
Configuration of a multi-die integrated circuit Grant 8,536,895 - Lu , et al. September 17, 2	2013-09-17
Secure design-for-test scan chains Grant 8,438,436 - Baker , et al. May 7, 2	2013-05-07
Mitigating the effect of single event transients on input/output pins of an integrated circuit device Grant 8,384,418 - Lu , et al. February 26, 2	2013-02-26
Configuration Of A Multi-die Integrated Circuit App 20120019292 - Lu; Weiguang ; et al.	2012-01-26
Circuit for and method of repairing defective memory Grant 8,103,919 - Kumar , et al. January 24, 2	2012-01-24
Self-checking and self-correcting internal configuration port circuitry Grant 8,099,625 - Tseng , et al. January 17, 2	2012-01-17
Configuration of a multi-die integrated circuit Grant 8,058,897 - Lu , et al. November 15, 2	2011-11-15
Method and apparatus for the protection of sensitive data within an integrated circuit Grant 7,218,567 - Trimberger , et al. May 15, 2	2007-05-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.