loadpatents
name:-0.042319059371948
name:-0.11214590072632
name:-0.10930180549622
LU; Chi-Yu Patent Filings

LU; Chi-Yu

Patent Applications and Registrations

Patent applications and USPTO patent grants for LU; Chi-Yu.The latest application filed is for "amphi-fet structure, method of making and method of designing".

Company Profile
27.34.50
  • LU; Chi-Yu - Hsinchu TW
  • Lu; Chi-Yu - New Taipei TW
  • LU; Chi-Yu - New Taipei City TW
  • Lu; Chi-Yu - Hukou Township Hsinchu County TW
  • Lu; Chi-Yu - Hsinchu County TW
  • Lu; Chi-Yu - Kaohsiung TW
  • Lu; Chi-Yu - Suwanee GA US
  • Lu; Chi-Yu - Somerset NJ
  • Lu; Chi-Yu - Princeton NJ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Amphi-fet Structure, Method Of Making And Method Of Designing
App 20220310591 - LAI; Chih-Yu ;   et al.
2022-09-29
Standard-cell layout structure with horn power and smart metal cut
Grant 11,437,321 - Fan , et al. September 6, 2
2022-09-06
Reduced Area Standard Cell Abutment Configurations
App 20220114322 - LU; Chi-Yu ;   et al.
2022-04-14
Integrated Circuit
App 20220093646 - WU; Guo-Huei ;   et al.
2022-03-24
Cell structures and semiconductor devices having same
Grant 11,281,836 - Chang , et al. March 22, 2
2022-03-22
Semiconductor Device With V2v Rail And Methods Of Making Same
App 20220068816 - YANG; Jung-Chan ;   et al.
2022-03-03
Reduced area standard cell abutment configurations
Grant 11,216,608 - Lu , et al. January 4, 2
2022-01-04
Resistor element
Grant 11,205,531 - Kuo , et al. December 21, 2
2021-12-21
Power Rail With Non-linear Edge
App 20210350062 - YANG; Jung-Chan ;   et al.
2021-11-11
Integrated Circuit Having Fins Crossing Cell Boundary
App 20210313319 - SUE; Pin-Dai ;   et al.
2021-10-07
Resistor Element
App 20210304924 - KUO; MING-CHIEH ;   et al.
2021-09-30
Method For Manufacturing Thin Film Resistive Layer
App 20210305031 - CHIU; CHENG-CHUNG ;   et al.
2021-09-30
Method For Manufacturing A Cell Having Pins And Semiconductor Device Based On Same
App 20210294957 - SUE; Pin-Dai ;   et al.
2021-09-23
Metal Cut Optimization For Standard Cells
App 20210271794 - Lei; Cheok-Kei ;   et al.
2021-09-02
Power rail with non-linear edge
Grant 11,093,684 - Yang , et al. August 17, 2
2021-08-17
Method And System For Generating Layout Diagram For Semiconductor Device Having Engineering Change Order (eco) Cells
App 20210224444 - CHIU; Mao-Wei ;   et al.
2021-07-22
Cell Structures And Semiconductor Devices Having Same
App 20210224460 - CHANG; Fong-Yuan ;   et al.
2021-07-22
Semiconductor Structures and Methods of Forming the Same
App 20210225838 - Fan; Ni-Wan ;   et al.
2021-07-22
Method for generating layout diagram including cell having pin patterns and semiconductor device based on same
Grant 11,030,372 - Sue , et al. June 8, 2
2021-06-08
Metal cut optimization for standard cells
Grant 11,030,368 - Lei , et al. June 8, 2
2021-06-08
Semiconductor Structure
App 20210134783 - LI; JIAN-SING ;   et al.
2021-05-06
Semiconductor structures and methods of forming the same
Grant 10,985,160 - Fan , et al. April 20, 2
2021-04-20
Method and system for generating layout diagram for semiconductor device having engineering change order (ECO) cells
Grant 10,970,440 - Chiu , et al. April 6, 2
2021-04-06
Cell structures and semiconductor devices having same
Grant 10,970,450 - Chang , et al. April 6, 2
2021-04-06
Isolation Circuit Between Power Domains
App 20210089700 - LU; Chi-Yu ;   et al.
2021-03-25
Integrated Circuit, System For And Method Of Forming An Integrated Circuit
App 20210082739 - YANG; Jung-Chan ;   et al.
2021-03-18
Standard-cell layout structure with horn power and smart metal cut
Grant 10,923,426 - Fan , et al. February 16, 2
2021-02-16
Thin film resistor element
Grant 10,892,071 - Chiu , et al. January 12, 2
2021-01-12
Isolation circuit between power domains
Grant 10,867,104 - Lu , et al. December 15, 2
2020-12-15
Integrated circuit, system for and method of forming an integrated circuit
Grant 10,854,499 - Yang , et al. December 1, 2
2020-12-01
Integrated Circuit, System For And Method Of Forming An Integrated Circuit
App 20200320244 - YANG; Jung-Chan ;   et al.
2020-10-08
Method And System For Generating Layout Diagram For Semiconductor Device Having Engineering Change Order (eco) Cells
App 20200302101 - CHIU; Mao-Wei ;   et al.
2020-09-24
Metal Cut Optimization For Standard Cells
App 20200285792 - LEI; Cheok-Kei ;   et al.
2020-09-10
Layout For Integrated Circuit And The Integrated Circuit
App 20200285797 - LEI; CHEOK-KEI ;   et al.
2020-09-10
Space Optimization Between SRAM Cells and Standard Cells
App 20200272781 - Chang; Feng-Ming ;   et al.
2020-08-27
Integrated circuit, system for and method of forming an integrated circuit
Grant 10,740,531 - Yang , et al. A
2020-08-11
Standard-cell Layout Structure With Horn Power And Smart Metal Cut
App 20200243446 - Fan; Ni-Wan ;   et al.
2020-07-30
Metal cut optimization for standard cells
Grant 10,691,849 - Lei , et al.
2020-06-23
Layout for integrated circuit and the integrated circuit
Grant 10,685,162 - Lei , et al.
2020-06-16
Semiconductor device having engineering change order (ECO) cells
Grant 10,678,977 - Chiu , et al.
2020-06-09
Standard-cell layout structure with horn power and smart metal cut
Grant 10,672,708 - Fan , et al.
2020-06-02
Reduced Area Standard Cell Abutment Configurations
App 20200134126 - LU; Chi-Yu ;   et al.
2020-04-30
Method For Generating Layout Diagram Including Cell Having Pin Patterns And Semiconductor Device Based On Same
App 20200134124 - SUE; Pin-Dai ;   et al.
2020-04-30
Power Rail With Non-linear Edge
App 20200134133 - YANG; Jung-Chan ;   et al.
2020-04-30
Four-terminal resistor
Grant 10,622,123 - Lu , et al.
2020-04-14
Isolation Circuit Between Power Domains
App 20200074039 - LU; Chi-Yu ;   et al.
2020-03-05
Semiconductor Structures and Methods of Forming the Same
App 20190393219 - Fan; Ni-Wan ;   et al.
2019-12-26
Semiconductor structures and methods of forming the same
Grant 10,446,546 - Fan , et al. Oc
2019-10-15
Method For Generating Layout Diagram Including Wiring Arrangement
App 20190286784 - CHANG; Fong-Yuan ;   et al.
2019-09-19
Semiconductor Device Having Engineering Change Order (eco) Cells
App 20190147132 - CHIU; Mao-Wei ;   et al.
2019-05-16
Layout For Integrated Circuit And The Integrated Circuit
App 20190121931 - LEI; CHEOK-KEI ;   et al.
2019-04-25
Integrated Circuit, System For And Method Of Forming An Integrated Circuit
App 20190102503 - YANG; Jung-Chan ;   et al.
2019-04-04
Metal Cut Optimization for Standard Cells
App 20190095552 - LEI; Cheok-Kei ;   et al.
2019-03-28
Layout method for integrated circuit and layout of the integrated circuit
Grant 10,163,883 - Lei , et al. Dec
2018-12-25
Semiconductor devices with cells comprising routing resources
Grant 10,157,902 - Chiu , et al. Dec
2018-12-18
Standard-cell Layout Structure With Horn Power And Smart Metal Cut
App 20180350743 - Fan; Ni-Wan ;   et al.
2018-12-06
Standard cell layout, semiconductor device having engineering change order (ECO) cells and method
Grant 10,127,340 - Chiu , et al. November 13, 2
2018-11-13
Electromigration resistant semiconductor device
Grant 10,128,234 - Fan , et al. November 13, 2
2018-11-13
Integrated Circuit, System For And Method Of Forming An Integrated Circuit
App 20180151411 - YANG; Jung-Chan ;   et al.
2018-05-31
Integrated Circuit, System For And Method Of Forming An Integrated Circuit
App 20180150589 - YANG; Jung-Chan ;   et al.
2018-05-31
Cell Structures And Semiconductor Devices Having Same
App 20180150592 - CHANG; Fong-Yuan ;   et al.
2018-05-31
Electromigration Resistant Semiconductor Device
App 20180145070 - Fan; Ni-Wan ;   et al.
2018-05-24
Semiconductor Structures and Methods of Forming the Same
App 20180138171 - Fan; Ni-Wan ;   et al.
2018-05-17
Standard Cell Layout, Semiconductor Device Having Engineering Change Order (eco) Cells And Method
App 20180096981 - CHIU; Mao-Wei ;   et al.
2018-04-05
Layout Method For Integrated Circuit And Layout Of The Integrated Circuit
App 20170365592 - LEI; CHEOK-KEI ;   et al.
2017-12-21
Semiconductor Devices With Cells Comprising Routing Resources
App 20170345810 - CHIU; MAO-WEI ;   et al.
2017-11-30
Micro-resistance structure with high bending strength, manufacturing method and semi-finished structure thereof
Grant 9,728,306 - Lu , et al. August 8, 2
2017-08-08
Method for monitoring level of paraben in cosmetics
Grant 9,715,998 - Lu , et al. July 25, 2
2017-07-25
Standard-cell Layout Structure With Horn Power And Smart Metal Cut
App 20170154848 - Fan; Ni-Wan ;   et al.
2017-06-01
Micro-Resistance Structure with High Bending Strength, Manufacturing Method and Semi-Finished Structure Thereof
App 20160064122 - LU; Chi-Yu ;   et al.
2016-03-03
Method For Monitoring Level Of Paraben In Cosmetics
App 20160020077 - LU; Chi-Yu ;   et al.
2016-01-21
Pipeline scheduler with fairness and minimum bandwidth guarantee
Grant 8,576,867 - Fan , et al. November 5, 2
2013-11-05
Pipeline Scheduler With Fairness And Minimum Bandwidth Guarantee
App 20120213230 - FAN; Ruixue ;   et al.
2012-08-23
Pipeline scheduler with fairness and minimum bandwidth guarantee
Grant 8,189,597 - Fan , et al. May 29, 2
2012-05-29
Pipeline Scheduler With Fairness And Minimum Bandwidth Guarantee
App 20100296513 - FAN; Ruixue ;   et al.
2010-11-25
Pipeline scheduler with fairness and minimum bandwidth guarantee
Grant 7,796,610 - Fan , et al. September 14, 2
2010-09-14
Pipeline Scheduler With Fairness And Minimum Bandwidth Guarantee
App 20090135832 - FAN; Ruixue ;   et al.
2009-05-28
Pipeline scheduler with fairness and minimum bandwidth guarantee
Grant 7,499,454 - Fan , et al. March 3, 2
2009-03-03
Cell sequence number synchronization system and method
Grant 7,274,713 - Tatem, Jr. , et al. September 25, 2
2007-09-25
Pipeline scheduler with fairness and minimum bandwidth guarantee
App 20060120286 - Fan; Ruixue ;   et al.
2006-06-08
Pipeline scheduler with fairness and minimum bandwidth guarantee
Grant 7,042,883 - Fan , et al. May 9, 2
2006-05-09
Cell sequence number synchronization system amd method
App 20040042466 - Tatem,, James E. JR. ;   et al.
2004-03-04
Pipeline scheduler with fairness and minimum bandwidth guarantee
App 20020122428 - Fan, Ruixue ;   et al.
2002-09-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed